This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.
☆87Jun 29, 2023Updated 2 years ago
Alternatives and similar repositories for Zynq-Design-using-Vivado
Users that are interested in Zynq-Design-using-Vivado are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆53Apr 19, 2019Updated 6 years ago
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Oct 15, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 6 years ago
- ☆12Apr 7, 2020Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- AMD Xilinx University Program Embedded tutorial☆46Feb 18, 2023Updated 3 years ago
- ☆16Aug 6, 2022Updated 3 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- This is a wiki and code sharing for ZYNQ☆74Apr 2, 2016Updated 9 years ago
- ☆62Sep 22, 2022Updated 3 years ago
- Pynq computer vision examples with an OV5640 camera☆60Mar 30, 2020Updated 5 years ago
- Template PCB's for SYZYGY board designs☆29Aug 15, 2022Updated 3 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 5 years ago
- Monocular Visual Odometry - Filters for Edge Detection - Detection of characteristic points in the image ("Corners, Lines and Circumferen…☆21Jan 15, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- ☆14Jul 12, 2023Updated 2 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆33Feb 22, 2019Updated 7 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆42Oct 15, 2019Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- minimal code to access ps DDR from PL☆22Oct 18, 2019Updated 6 years ago
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- Open Hardware carrier board supporting modules with Zynq 7000 All Programmable SoC devices.☆66Aug 7, 2023Updated 2 years ago
- ☆773Updated this week
- STM32f4 Discovery Board☆10Nov 17, 2017Updated 8 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- STM32F4-based J2534 PassThrough & gs_usb device.☆12Sep 1, 2019Updated 6 years ago
- ☆28Mar 29, 2018Updated 7 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆45Apr 17, 2020Updated 5 years ago
- Image pixel classification with random forests☆18Sep 8, 2014Updated 11 years ago
- AMD University Program HLS tutorial☆124Oct 28, 2024Updated last year
- ☆24Dec 3, 2021Updated 4 years ago