This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.
☆88Jun 29, 2023Updated 2 years ago
Alternatives and similar repositories for Zynq-Design-using-Vivado
Users that are interested in Zynq-Design-using-Vivado are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆54Apr 19, 2019Updated 7 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Oct 15, 2019Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is a wiki and code sharing for ZYNQ☆74Apr 2, 2016Updated 10 years ago
- ☆62Sep 22, 2022Updated 3 years ago
- Pynq computer vision examples with an OV5640 camera☆61Mar 30, 2020Updated 6 years ago
- Template PCB's for SYZYGY board designs☆29Aug 15, 2022Updated 3 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 5 years ago
- Monocular Visual Odometry - Filters for Edge Detection - Detection of characteristic points in the image ("Corners, Lines and Circumferen…☆21Jan 15, 2019Updated 7 years ago
- ☆19Jul 19, 2018Updated 7 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 9 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆29Mar 24, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆37Dec 24, 2020Updated 5 years ago
- ☆14Jul 12, 2023Updated 2 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆42Oct 15, 2019Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- UART to AXI Stream interface written in VHDL☆18Oct 20, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- A C implementation of the Tsetlin Machine☆18Feb 6, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Updated version of the XUP Workshops☆18Aug 10, 2018Updated 7 years ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- A guide on how to package HDL code (VHDL or Verilog) for PYNQ environments☆11Aug 14, 2025Updated 8 months ago
- ☆784Mar 20, 2026Updated last month
- STM32f4 Discovery Board☆10Nov 17, 2017Updated 8 years ago
- visualization program for vlp-16 based on a viz class☆11Feb 8, 2017Updated 9 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- STM32F4-based J2534 PassThrough & gs_usb device.☆12Sep 1, 2019Updated 6 years ago
- ☆28Mar 29, 2018Updated 8 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆46Apr 17, 2020Updated 6 years ago
- AMD University Program HLS tutorial☆125Oct 28, 2024Updated last year
- ☆24Dec 3, 2021Updated 4 years ago