xupgit / Zynq-Design-using-VivadoLinks
This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.
☆84Updated last year
Alternatives and similar repositories for Zynq-Design-using-Vivado
Users that are interested in Zynq-Design-using-Vivado are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆72Updated 11 months ago
- ☆52Updated 6 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- ☆91Updated last year
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆85Updated 6 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆156Updated 3 weeks ago
- AMD University Program HLS tutorial☆95Updated 7 months ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆54Updated last year
- ☆210Updated last month
- FFT generator using Chisel☆59Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- ☆65Updated 6 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆56Updated 5 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- RISC-V Integration for PYNQ☆173Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆49Updated 7 years ago