This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.
☆91Jun 29, 2023Updated 3 years ago
Alternatives and similar repositories for Zynq-Design-using-Vivado
Users that are interested in Zynq-Design-using-Vivado are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆56Apr 19, 2019Updated 7 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆107Oct 15, 2019Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Apr 18, 2019Updated 7 years ago
- ☆12Apr 7, 2020Updated 6 years ago
- AMD Xilinx University Program Embedded tutorial☆55Feb 18, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆19Jul 19, 2018Updated 8 years ago
- ☆12Feb 8, 2024Updated 2 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- ☆16Aug 6, 2022Updated 4 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 7 years ago
- ☆62Sep 22, 2022Updated 4 years ago
- ☆13Sep 6, 2023Updated 3 years ago
- Pynq computer vision examples with an OV5640 camera☆63Mar 30, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Template PCB's for SYZYGY board designs☆31Aug 15, 2022Updated 4 years ago
- Accelerating DNN inference and training on Zynq☆16Jul 22, 2020Updated 6 years ago
- This is a wiki and code sharing for ZYNQ☆74Apr 2, 2016Updated 10 years ago
- ☆13Feb 2, 2026Updated 9 months ago
- VUnit and Cocotb Smashed Together☆16May 31, 2024Updated 2 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆30Mar 24, 2021Updated 5 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- ☆28Nov 21, 2018Updated 7 years ago
- ☆14Jul 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆18Feb 20, 2020Updated 6 years ago
- Microphase Z7-nano FPGA with ZynQ 7020 FPGA experiments☆18Updated this week
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆39Dec 24, 2020Updated 5 years ago
- ☆25Dec 3, 2021Updated 4 years ago
- VHDL codes to generate GPS L1 C/A and Galileo E1OS and E5 PRNs and dataless signals. Secondary codes not included.☆34Feb 22, 2019Updated 7 years ago
- Python Productivity for ZYNQ☆2,378Oct 16, 2026Updated 3 weeks ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆47Apr 17, 2020Updated 6 years ago
- Voice Recognition using FPGA-Based Neural Networks☆15Jul 6, 2016Updated 10 years ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆43Oct 15, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆825Jul 13, 2026Updated 3 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- ☆485Sep 10, 2024Updated 2 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- ☆12Jul 4, 2019Updated 7 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 11 years ago