Xilinx / PYNQ_PeripheralsLinks
☆23Updated 3 years ago
Alternatives and similar repositories for PYNQ_Peripherals
Users that are interested in PYNQ_Peripherals are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆73Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- DPU on PYNQ☆228Updated 2 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- ☆97Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- AMD University Program HLS tutorial☆116Updated 11 months ago
- ☆70Updated 6 years ago
- ☆53Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- IC implementation of TPU☆135Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- Board files to build Ultra 96 PYNQ image☆157Updated last month
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- RISC-V Integration for PYNQ☆176Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 5 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago