Xilinx / PYNQ_PeripheralsLinks
☆23Updated 3 years ago
Alternatives and similar repositories for PYNQ_Peripherals
Users that are interested in PYNQ_Peripherals are comparing it to the libraries listed below
Sorting:
- PYNQ Composabe Overlays☆73Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- DPU on PYNQ☆228Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated last week
- Vitis HLS Library for FINN☆208Updated last week
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- ☆68Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆106Updated 2 years ago
- ☆97Updated last year
- IC implementation of TPU☆132Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- AMD University Program HLS tutorial☆110Updated 11 months ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- ☆53Updated 6 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- Verilog implementation of Softmax function☆70Updated 3 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆158Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆163Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆18Updated this week
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago