基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后通过匹配结果计算拼接参数，完成图像的拼接。
☆20Apr 16, 2025Updated last year
Alternatives and similar repositories for binocular-stitching
Users that are interested in binocular-stitching are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于fpga的cordic算法实现☆13Oct 19, 2024Updated last year
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- ☆17Jul 3, 2025Updated 9 months ago
- ☆20Feb 25, 2024Updated 2 years ago
- Camera calibration via charuco board package☆14May 12, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆35Sep 23, 2024Updated last year
- ☆10Dec 15, 2023Updated 2 years ago
- ZJUT的保研分享库☆29Mar 12, 2025Updated last year
- ROS Implementation of the RRT*-Connect algorithm☆17Oct 31, 2019Updated 6 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 5 months ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆13Aug 1, 2023Updated 2 years ago
- FPGA Camera Parallel & MIPI Verilog☆33Nov 15, 2025Updated 5 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Apr 18, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- 李忠《x86汇编语言：从实模式到保护模式》第2版检测点以及章节习题☆22Aug 24, 2023Updated 2 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆23Jun 30, 2025Updated 9 months ago
- 2020保研经验分享｜别留遗憾，也别后悔☆23Nov 1, 2021Updated 4 years ago
- Study note about OpenCV StereoSGBM☆19Jan 18, 2017Updated 9 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- Bi Directional RRT* solver in ROS☆20Nov 18, 2018Updated 7 years ago
- 《CPU设计实战》学习记录及代码☆14Dec 30, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 一些保研可能用到的材料☆33Dec 9, 2024Updated last year
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- use Verilog HDL implemente bicubic interpolation in FPGA☆30Dec 31, 2019Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- Innovus backend scripts☆12Jun 20, 2022Updated 3 years ago
- 基于Risc-V的计算机体系结构设计。一栈式打通riscv架构硬件模拟器、操作系统、应用层！☆21Nov 25, 2024Updated last year
- 计算机体系结构研讨课 2020年秋季 UCAS 《CPU 设计实战》 Lab11~12 & 14~15☆22Dec 22, 2020Updated 5 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- Integration of two camera 📷 modules to Basys 3 FPGA☆45Feb 8, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Protogen fursuit implementation using FastLED and Python☆38Jun 26, 2020Updated 5 years ago
- 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等☆144Feb 25, 2026Updated last month
- ☆41Apr 20, 2023Updated 2 years ago
- ☆19May 1, 2023Updated 2 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Aug 11, 2021Updated 4 years ago
- Open Source Protogen Visor Base for ESP32☆32Dec 26, 2023Updated 2 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆23May 7, 2024Updated last year