2268977258 / binocular-stitchingLinks
基于易灵思Ti60F225开发板和MT9M001双目摄像头,使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后,在使用FAST计算图像特征点的同时,构建滑动窗口计算图像各个像素点的BRIEF描述符,完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配,最后通过匹配结果计算拼接参数,完成图像的拼接。
☆13Updated 4 months ago
Alternatives and similar repositories for binocular-stitching
Users that are interested in binocular-stitching are comparing it to the libraries listed below
Sorting:
- AXI总线连接 器☆103Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 10 months ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- FPGA实现简单的图像处理算法☆50Updated 2 years ago
- AXI协议规范中文翻译版☆162Updated 3 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- CPU Design Based on RISCV ISA☆121Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆55Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆25Updated 2 years ago
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- ☆10Updated 4 years ago
- ☆68Updated 9 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- AXI Interconnect☆52Updated 4 years ago
- RiscSoC 是一个芯片集成项目,包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成,部分 SoC 使用的自己设计的内核☆11Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆60Updated 8 years ago
- 3×3脉动阵列乘法器☆46Updated 5 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆178Updated 7 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆34Updated 2 years ago
- ☆19Updated 5 years ago