LindaYeyeye / Asynchronous-FifoLinks
asynchronous fifo based on verilog
☆13Updated 3 years ago
Alternatives and similar repositories for Asynchronous-Fifo
Users that are interested in Asynchronous-Fifo are comparing it to the libraries listed below
Sorting:
- Pipeline FFT Implementation in Verilog HDL☆153Updated 6 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆134Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆235Updated 2 years ago
- ☆75Updated 4 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆26Updated 2 years ago
- this repository is vim cfg for verilog.☆54Updated last year
- AXI总线连接器☆105Updated 5 years ago
- ☆73Updated 9 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆190Updated 7 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆283Updated 2 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆135Updated 8 years ago
- Radix-4 1024 point fft in verilog☆13Updated 5 years ago
- 数字IC设计 学习笔记☆159Updated 3 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- AMBA bus lecture material☆495Updated 5 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆65Updated last year
- ☆153Updated last month
- verilog☆21Updated 2 years ago
- An uvm verification env for ahb2apb bridge☆58Updated 4 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- IC Verification & SV Demo☆55Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- LMS sound filtering by Verilog☆43Updated 5 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆211Updated 2 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Updated 5 years ago