LoveLonelyTime / LLTRISC-VLinks
LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
☆17Updated last year
Alternatives and similar repositories for LLTRISC-V
Users that are interested in LLTRISC-V are comparing it to the libraries listed below
Sorting:
- ☆70Updated 11 months ago
- ☆19Updated 2 years ago
- ☆91Updated 3 months ago
- ☆64Updated 3 years ago
- ☆89Updated 2 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- An exquisite superscalar RV32GC processor.☆164Updated 11 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆72Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last month
- Modern co-simulation framework for RISC-V CPUs☆166Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- XiangShan Frontend Develop Environment☆68Updated last week
- Pick your favorite language to verify your chip.☆75Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆221Updated 5 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Updated 4 years ago
- Open source high performance IEEE-754 floating unit☆88Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆218Updated last month
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆126Updated 3 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆148Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆46Updated 2 years ago
- ☆65Updated 5 years ago
- ☆67Updated last year
- Documentation for XiangShan Design☆38Updated last week
- Chisel examples and code snippets☆265Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- OpenXuantie - OpenE902 Core☆166Updated last year
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago