LoveLonelyTime / LLTRISC-VLinks
LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.
☆17Updated last year
Alternatives and similar repositories for LLTRISC-V
Users that are interested in LLTRISC-V are comparing it to the libraries listed below
Sorting:
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆68Updated 4 months ago
- ☆72Updated 2 months ago
- ☆86Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆18Updated 2 years ago
- ☆64Updated 2 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆62Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 7 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- Open-source high-performance non-blocking cache☆85Updated last month
- ☆42Updated 3 years ago
- Open source high performance IEEE-754 floating unit☆75Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 10 months ago
- a 4-pipeline riscv soc ( included core, periph), based with rv32im ,designed by verilog☆23Updated last year
- An exquisite superscalar RV32GC processor.☆159Updated 5 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 2 months ago
- XiangShan Frontend Develop Environment