zhaishaomin / ring_network-based-multicore-Links
多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency
☆24Updated 8 years ago
Alternatives and similar repositories for ring_network-based-multicore-
Users that are interested in ring_network-based-multicore- are comparing it to the libraries listed below
Sorting:
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- ☆21Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆20Updated 5 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆28Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- ☆49Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- soc integration script and integration smoke script☆22Updated 2 years ago
- ☆33Updated 6 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- an open source uvm verification platform for e200 (riscv)☆28Updated 7 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- HYF's high quality verilog codes☆13Updated 5 months ago
- ☆20Updated 2 years ago
- ☆51Updated 2 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆22Updated last year
- commit rtl and build cosim env☆15Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago