zhaishaomin / ring_network-based-multicore-Links
多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency
☆24Updated 8 years ago
Alternatives and similar repositories for ring_network-based-multicore-
Users that are interested in ring_network-based-multicore- are comparing it to the libraries listed below
Sorting:
- ☆21Updated 5 years ago
- ☆29Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- soc integration script and integration smoke script☆22Updated 2 years ago
- ☆20Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- an open source uvm verification platform for e200 (riscv)☆28Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆20Updated 2 years ago
- This is the repository for the IEEE version of the book☆66Updated 4 years ago
- ☆36Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- commit rtl and build cosim env☆15Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- Generic AXI to AHB bridge☆17Updated 10 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆24Updated 11 months ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago