Manythread RISC-V overlay for FPGA clusters
☆39Sep 16, 2025Updated 11 months ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Haskell library for hardware description☆106Aug 18, 2025Updated last year
- I/O utilities and datasets for algebraic-graphs☆14Aug 29, 2022Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆58Mar 30, 2026Updated 5 months ago
- Bring fusion to everyone☆14Feb 6, 2020Updated 6 years ago
- Exploring Automatic Differentiation with Racket☆11Jan 9, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- A language-generic implementation of equality saturation in Haskell☆22Dec 4, 2018Updated 7 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated last week
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- C Socket Programming for Linux with a Server and Client Example Code☆10Jan 5, 2022Updated 4 years ago
- The Reussir Programming Language. Reuse Analysis in MLIR and Rust. Functional programming meets performance.☆19Mar 29, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- An implementation of Functional Reactive Programming☆41Mar 2, 2015Updated 11 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- A book about datalog☆13Nov 26, 2022Updated 3 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆15Jun 19, 2023Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41May 1, 2026Updated 4 months ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Selective applicative functors☆16Jul 2, 2018Updated 8 years ago
- ☆23Mar 21, 2024Updated 2 years ago
- Exampwe of ewwonyenyonyuns code:☆15Sep 25, 2019Updated 6 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- Code to go along with the blog post "Are Mutable References in Haskell Fast?"☆10Jun 1, 2017Updated 9 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 3 weeks ago
- Algebraic graphs in R☆14May 18, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- Haskell graph library☆10Dec 18, 2017Updated 8 years ago
- The Lively Projectional Editor is an implementation of a projectional editor for Lively 4. It offers a dual editing workflow: A text proj…☆16Apr 27, 2017Updated 9 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago
- Difficult to use tools for making an NES ROM album from NSF files. Opposite polarity of EZNSF.☆14Feb 10, 2020Updated 6 years ago
- C++ implementation of Cascade information reconciliation protocol for Quantum Key Distribution☆22Feb 22, 2025Updated last year