POETSII / tinselLinks
Manythread RISC-V overlay for FPGA clusters
☆39Updated 4 months ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Updated last month
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Updated 2 months ago
- A core language for rule-based hardware design 🦑☆171Updated last month
- Main page☆129Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆148Updated last month
- CHERI-RISC-V model written in Sail☆66Updated 6 months ago
- ☆40Updated 4 years ago
- Haskell library for hardware description☆106Updated 5 months ago
- A generic test bench written in Bluespec☆57Updated 5 years ago
- Verilog development and verification project for HOL4☆28Updated 9 months ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- ☆104Updated 3 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆97Updated last week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆119Updated 8 months ago
- Verilog AST☆21Updated 2 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆77Updated 3 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 5 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 9 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Updated last month
- Chisel/Firrtl execution engine☆155Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 3 years ago
- Mutation Cover with Yosys (MCY)☆90Updated 3 weeks ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Updated 7 years ago