POETSII / tinsel
Manythread RISC-V overlay for FPGA clusters
☆35Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for tinsel
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Reticle evaluation (PLDI 2021)☆13Updated 3 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- A core language for rule-based hardware design 🦑☆140Updated 3 weeks ago
- CHERI-RISC-V model written in Sail☆55Updated last month
- Main page☆126Updated 4 years ago
- Haskell library for hardware description☆98Updated last month
- Time-sensitive affine types for predictable hardware generation☆134Updated 3 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆56Updated 9 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- ☆41Updated 3 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 4 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated last month
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆41Updated 5 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Verilator Porcelain☆37Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆32Updated last week
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- Kansas Lava☆47Updated 5 years ago
- Hardware generator debugger☆71Updated 8 months ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated this week
- Bluespec BSV HLHDL tutorial☆92Updated 8 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆142Updated last month
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 2 weeks ago
- A Verilog parser for Haskell.☆33Updated 3 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- A formal semantics of the RISC-V ISA in Haskell☆156Updated last year
- ☆101Updated 2 years ago