Manythread RISC-V overlay for FPGA clusters
☆39Sep 16, 2025Updated last year
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Haskell library for hardware description☆107Aug 18, 2025Updated last year
- I/O utilities and datasets for algebraic-graphs☆14Aug 29, 2022Updated 4 years ago
- A tool to run litmus tests on bare-metal hardware☆14Mar 13, 2017Updated 9 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆58Mar 30, 2026Updated 6 months ago
- Bring fusion to everyone☆15Feb 6, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V BSV Specification☆24Apr 28, 2026Updated 5 months ago
- Exploring Automatic Differentiation with Racket☆11Jan 9, 2022Updated 4 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 5 years ago
- L3 based MIPS specification and emulator☆15Jul 29, 2021Updated 5 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- A language-generic implementation of equality saturation in Haskell☆22Dec 4, 2018Updated 7 years ago
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 10 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- The Reussir Programming Language. Reuse Analysis in MLIR and Rust. Functional programming meets performance.☆19Mar 29, 2025Updated last year
- An implementation of Functional Reactive Programming☆41Mar 2, 2015Updated 11 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- Selective applicative functors☆16Jul 2, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Exampwe of ewwonyenyonyuns code:☆15Sep 25, 2019Updated 7 years ago
- ☆15Sep 19, 2016Updated 10 years ago
- A list of our chiplet simulaters☆50Jun 22, 2025Updated last year
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Code to go along with the blog post "Are Mutable References in Haskell Fast?"☆10Jun 1, 2017Updated 9 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated 2 months ago
- Algebraic graphs in R☆14May 18, 2025Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 6 years ago
- A RISC-V OS written in Zig.☆22Dec 21, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- Difficult to use tools for making an NES ROM album from NSF files. Opposite polarity of EZNSF.☆14Feb 10, 2020Updated 6 years ago
- C++ implementation of Cascade information reconciliation protocol for Quantum Key Distribution☆22Feb 22, 2025Updated last year
- CHIP-8 emulator in Rust☆15Dec 15, 2018Updated 7 years ago
- SMCHR - Satisfiability Modulo Constraint Handling Rules☆14Jul 19, 2018Updated 8 years ago
- ☆21Jun 9, 2023Updated 3 years ago
- ☆13Mar 27, 2024Updated 2 years ago