POETSII / tinselLinks
Manythread RISC-V overlay for FPGA clusters
☆38Updated 2 years ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below
Sorting:
- CHERI-RISC-V model written in Sail☆60Updated last week
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Haskell library for hardware description☆104Updated last month
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 4 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆155Updated this week
- A core language for rule-based hardware design 🦑☆156Updated last month
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated last week
- Galois RISC-V ISA Formal Tools☆60Updated 3 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- Main page☆126Updated 5 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- ☆40Updated 3 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- A generic test bench written in Bluespec☆53Updated 4 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆85Updated last week
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- The source code to the Voss II Hardware Verification Suite☆55Updated 3 weeks ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- A formal semantics of the RISC-V ISA in Haskell☆167Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- ☆103Updated 3 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 3 months ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆25Updated 7 years ago