POETSII / tinselLinks
Manythread RISC-V overlay for FPGA clusters
☆38Updated 2 months ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below
Sorting:
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 3 weeks ago
- Time-sensitive affine types for predictable hardware generation☆147Updated last month
- A core language for rule-based hardware design 🦑☆166Updated this week
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated last month
- A generic test bench written in Bluespec☆56Updated 4 years ago
- Haskell library for hardware description☆104Updated 3 months ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated 3 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- Main page☆128Updated 5 years ago
- ☆40Updated 4 years ago
- Galois RISC-V ISA Formal Tools☆61Updated 4 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 weeks ago
- Verilog development and verification project for HOL4☆27Updated 7 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- ☆104Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆166Updated 5 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆76Updated 3 years ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Updated 7 years ago
- ☆30Updated 3 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆151Updated last month
- RISC-V BSV Specification☆23Updated 5 years ago