POETSII / tinsel
Manythread RISC-V overlay for FPGA clusters
☆35Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for tinsel
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆75Updated 4 years ago
- Verilog AST☆19Updated 11 months ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated this week
- ☆41Updated 3 years ago
- RISC-V BSV Specification☆17Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- Hardware generator debugger☆71Updated 9 months ago
- CHERI-RISC-V model written in Sail☆55Updated last week
- Galois RISC-V ISA Formal Tools☆56Updated 10 months ago
- 32-bit RISC-V Emulator☆23Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated 2 weeks ago
- Formal specification of RISC-V Instruction Set☆97Updated 4 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- Main page☆125Updated 4 years ago
- A core language for rule-based hardware design 🦑☆140Updated last month
- ☆101Updated 2 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆32Updated 7 months ago
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- Reticle evaluation (PLDI 2021)☆13Updated 3 years ago
- Haskell library for hardware description☆98Updated last month
- A generic test bench written in Bluespec☆45Updated 3 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 5 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- ☆52Updated 2 years ago
- The PE for the second generation CGRA (garnet).☆16Updated 2 months ago
- A Verilog parser for Haskell.☆33Updated 3 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆47Updated last year
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆88Updated 5 months ago