Manythread RISC-V overlay for FPGA clusters
☆39Sep 16, 2025Updated 8 months ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Haskell library for hardware description☆106Aug 18, 2025Updated 9 months ago
- ☆11Jan 2, 2026Updated 5 months ago
- I/O utilities and datasets for algebraic-graphs☆14Aug 29, 2022Updated 3 years ago
- Bring fusion to everyone☆14Feb 6, 2020Updated 6 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆54Mar 30, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V BSV Specification☆24Apr 28, 2026Updated last month
- An implementation of Functional Reactive Programming☆41Mar 2, 2015Updated 11 years ago
- Exploring Automatic Differentiation with Racket☆11Jan 9, 2022Updated 4 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- anything can be numbers, numbers can be anything... What does data look like, in color and in 3D.☆17Oct 30, 2024Updated last year
- ☆30Apr 26, 2019Updated 7 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- A language-generic implementation of equality saturation in Haskell☆22Dec 4, 2018Updated 7 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆25Jul 31, 2020Updated 5 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- The Reussir Programming Language. Reuse Analysis in MLIR and Rust. Functional programming meets performance.☆19Mar 29, 2025Updated last year
- C Socket Programming for Linux with a Server and Client Example Code☆10Jan 5, 2022Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆10Jan 28, 2013Updated 13 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- An efficient, lazy suffix tree implementation☆13Dec 10, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 3 months ago
- A partial binary associative operator (appendMaybe :: a → a → Maybe a)☆13Oct 10, 2024Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆40May 1, 2026Updated last month
- A book about datalog☆13Nov 26, 2022Updated 3 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- Selective applicative functors☆16Jul 2, 2018Updated 7 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- ☆15Sep 19, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 5 years ago
- My notes for DDR3 SDRAM controller☆54Feb 23, 2023Updated 3 years ago
- [ASP-DAC 2025] "NeuronQuant: Accurate and Efficient Post-Training Quantization for Spiking Neural Networks" Official Implementation☆19Mar 6, 2025Updated last year
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆15Jun 19, 2023Updated 2 years ago