POETSII / tinselLinks
Manythread RISC-V overlay for FPGA clusters
☆38Updated 2 years ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 3 months ago
- RISC-V BSV Specification☆20Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- CHERI-RISC-V model written in Sail☆60Updated last week
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- Time-sensitive affine types for predictable hardware generation☆143Updated 11 months ago
- A core language for rule-based hardware design 🦑☆156Updated 2 weeks ago
- Galois RISC-V ISA Formal Tools☆58Updated 2 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Main page☆126Updated 5 years ago
- A Hardware Pipeline Description Language☆45Updated last year
- Haskell library for hardware description☆104Updated 2 weeks ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- ☆40Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- ☆103Updated 3 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆155Updated last week
- Mutation Cover with Yosys (MCY)☆84Updated 2 weeks ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago