Manythread RISC-V overlay for FPGA clusters
☆39Sep 16, 2025Updated last year
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Haskell library for hardware description☆107Aug 18, 2025Updated last year
- ☆11Jan 2, 2026Updated 8 months ago
- I/O utilities and datasets for algebraic-graphs☆14Aug 29, 2022Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆58Mar 30, 2026Updated 5 months ago
- Bring fusion to everyone☆15Feb 6, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Exploring Automatic Differentiation with Racket☆11Jan 9, 2022Updated 4 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 5 years ago
- L3 based MIPS specification and emulator☆15Jul 29, 2021Updated 5 years ago
- anything can be numbers, numbers can be anything... What does data look like, in color and in 3D.☆17Oct 30, 2024Updated last year
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- A language-generic implementation of equality saturation in Haskell☆22Dec 4, 2018Updated 7 years ago
- Vivado board files for the Kintex 7 HPC V2 FPGA board.☆26Jul 31, 2020Updated 6 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated 2 years ago
- C Socket Programming for Linux with a Server and Client Example Code☆10Jan 5, 2022Updated 4 years ago
- The Reussir Programming Language. Reuse Analysis in MLIR and Rust. Functional programming meets performance.☆19Mar 29, 2025Updated last year
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- ☆10Jan 28, 2013Updated 13 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13May 14, 2019Updated 7 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆33Nov 13, 2023Updated 2 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆15Jun 19, 2023Updated 3 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆41May 1, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- Selective applicative functors☆16Jul 2, 2018Updated 8 years ago
- ☆23Mar 21, 2024Updated 2 years ago
- ☆15Sep 19, 2016Updated 10 years ago
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 6 years ago
- A list of our chiplet simulaters☆51Jun 22, 2025Updated last year
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- Code to go along with the blog post "Are Mutable References in Haskell Fast?"☆10Jun 1, 2017Updated 9 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated last month
- Algebraic graphs in R☆14May 18, 2025Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Jul 13, 2020Updated 6 years ago
- A RISC-V OS written in Zig.☆23Dec 21, 2021Updated 4 years ago
- core placement optimization☆13Dec 25, 2021Updated 4 years ago
- Haskell graph library☆10Dec 18, 2017Updated 8 years ago
- RISCV implementation in Verilog (RV32I spec)☆17Nov 5, 2025Updated 10 months ago