Manythread RISC-V overlay for FPGA clusters
☆39Sep 16, 2025Updated 6 months ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Haskell library for hardware description☆106Aug 18, 2025Updated 7 months ago
- ☆11Jan 2, 2026Updated 2 months ago
- I/O utilities and datasets for algebraic-graphs☆14Aug 29, 2022Updated 3 years ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 9 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆49Jul 7, 2025Updated 8 months ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago
- Host software for running SSITH processors on AWS F1 FPGAs☆20Jul 20, 2021Updated 4 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- A language-generic implementation of equality saturation in Haskell☆22Dec 4, 2018Updated 7 years ago
- The hardware implementation of UDP in Bluespec SystemVerilog☆14Jun 3, 2024Updated last year
- The Reussir Programming Language. Reuse Analysis in MLIR and Rust. Functional programming meets performance.☆19Mar 29, 2025Updated 11 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- C Socket Programming for Linux with a Server and Client Example Code☆10Jan 5, 2022Updated 4 years ago
- Snapshot of the April 2000 XSOC/xr16 Project Beta 0.93, collateral for Jan Gray's series "Building a RISC System in an FPGA" published in…☆13Jan 7, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ☆10Jan 28, 2013Updated 13 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12May 14, 2019Updated 6 years ago
- An efficient, lazy suffix tree implementation☆13Dec 10, 2020Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated last month
- A partial binary associative operator (appendMaybe :: a → a → Maybe a)☆13Oct 10, 2024Updated last year
- A book about datalog☆12Nov 26, 2022Updated 3 years ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆10Feb 11, 2020Updated 6 years ago
- An x86-64 instruction decoder.☆16Mar 11, 2024Updated 2 years ago
- Selective applicative functors☆16Jul 2, 2018Updated 7 years ago
- Bluespec environment for working with the ulx3s board and its lattice ecp5 fpga☆15Mar 9, 2025Updated last year
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 5 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- Code to go along with the blog post "Are Mutable References in Haskell Fast?"☆10Jun 1, 2017Updated 8 years ago
- Algebraic graphs in R☆14May 18, 2025Updated 10 months ago
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- My notes for DDR3 SDRAM controller☆44Feb 23, 2023Updated 3 years ago
- ☆23Mar 21, 2024Updated 2 years ago
- Code used in the paper “Nonideality-Aware Training for Accurate and Robust Low-Power Memristive Neural Networks”☆15Jun 19, 2023Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- A simple sqlite3 library for Haskell☆21Aug 27, 2018Updated 7 years ago
- ☆18Jun 9, 2023Updated 2 years ago