POETSII / tinsel
Manythread RISC-V overlay for FPGA clusters
☆38Updated 2 years ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- CHERI-RISC-V model written in Sail☆59Updated last month
- ☆40Updated 3 years ago
- Haskell library for hardware description☆103Updated 5 months ago
- Main page☆126Updated 5 years ago
- A core language for rule-based hardware design 🦑☆153Updated 7 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 4 years ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- Galois RISC-V ISA Formal Tools☆58Updated last month
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- ☆102Updated 2 years ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 9 months ago
- Chisel/Firrtl execution engine☆153Updated 8 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆153Updated 7 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- ☆55Updated 2 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- A generic test bench written in Bluespec☆51Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆104Updated 9 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆38Updated last month
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆27Updated last week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- A formal semantics of the RISC-V ISA in Haskell☆164Updated last year
- The PE for the second generation CGRA (garnet).☆17Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated last week
- Mutation Cover with Yosys (MCY)☆80Updated last week