POETSII / tinselLinks
Manythread RISC-V overlay for FPGA clusters
☆39Updated 3 months ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below
Sorting:
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆163Updated last month
- Haskell library for hardware description☆106Updated 4 months ago
- A core language for rule-based hardware design 🦑☆166Updated 3 weeks ago
- Main page☆129Updated 5 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆37Updated 2 months ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆147Updated 2 months ago
- A formal semantics of the RISC-V ISA in Haskell☆172Updated 2 years ago
- Formal specification of RISC-V Instruction Set☆101Updated 5 years ago
- A generic test bench written in Bluespec☆56Updated 5 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆128Updated 3 years ago
- ☆40Updated 4 years ago
- CHERI-RISC-V model written in Sail☆66Updated 5 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Updated 4 years ago
- A hardware compiler based on LLHD and CIRCT☆264Updated 6 months ago
- Galois RISC-V ISA Formal Tools☆61Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆181Updated 7 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆152Updated last month
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 8 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆76Updated 3 years ago
- Chisel/Firrtl execution engine☆154Updated last year
- A RiscV processor implementing the RV32I instruction set written in Clash☆56Updated 7 years ago
- Verilog development and verification project for HOL4☆27Updated 8 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆96Updated last week
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 7 months ago
- ☆104Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆168Updated 5 years ago