POETSII / tinselLinks
Manythread RISC-V overlay for FPGA clusters
☆38Updated 2 years ago
Alternatives and similar repositories for tinsel
Users that are interested in tinsel are comparing it to the libraries listed below
Sorting:
- A place to share libraries and utilities that don't belong in the core bsc repo☆35Updated 2 months ago
- Main page☆126Updated 5 years ago
- CHERI-RISC-V model written in Sail☆59Updated 2 months ago
- ☆40Updated 3 years ago
- A generic test bench written in Bluespec☆53Updated 4 years ago
- Haskell library for hardware description☆103Updated 6 months ago
- A core language for rule-based hardware design 🦑☆154Updated 7 months ago
- Formal specification of RISC-V Instruction Set☆100Updated 4 years ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 2 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated last month
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Hardware generator debugger☆74Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆83Updated last month
- ☆103Updated 2 years ago
- Debuggable hardware generator☆69Updated 2 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆104Updated 3 weeks ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated 11 months ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 10 months ago
- Chisel library for Unum Type-III Posit Arithmetic☆38Updated 2 months ago
- A formal semantics of the RISC-V ISA in Haskell☆165Updated last year
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- Bluespec BSV HLHDL tutorial☆104Updated 9 years ago