Alternatives and similar repositories for Synthesis:

Users that are interested in Synthesis are comparing it to the libraries listed below

• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 6 years ago
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆56Updated last year
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆149Updated 5 months ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆102Updated 3 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆25Updated 4 months ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆46Updated 5 years ago
• Feldspar / feldspar-language
  The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…
  ☆45Updated 3 years ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆99Updated 4 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆124Updated 2 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated 10 months ago
• polygonhell / Clash6502
  On going experiments with Clash
  ☆22Updated 9 years ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆111Updated last month
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆161Updated last year
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 8 years ago
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆35Updated 6 years ago
• GaloisInc / lean-protocol-support
  This project contains various supporting libraries for lean to reason about protocols.
  ☆42Updated 7 years ago
• tuura / plato
  A DSL for asynchronous circuits specification
  ☆12Updated 4 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆57Updated last week
• emc2 / clash-riscv
  A library of components for RISC-V implementations in Haskell CLaSH
  ☆12Updated 7 years ago
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 3 years ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆12Updated 3 years ago
• haflang / heron
  A special-purpose processor for pure, non-strict functional languages
  ☆28Updated 2 months ago
• samuelgruetter / riscv-coq
  RISC-V Specification in Coq
  ☆12Updated 6 years ago
• bittide / bittide-hardware
  ☆19Updated this week
• thoughtpolice / rv32-sail
  32-bit RISC-V Emulator
  ☆23Updated 6 years ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆73Updated 4 years ago
• expipiplus1 / clash-wavedrom
  ☆15Updated last year
• wyager / HaSKI
  Cλash/Haskell FPGA-based SKI calculus evaluator
  ☆49Updated 9 years ago
• conal / talk-2015-haskell-to-hardware
  From Haskell to Hardware via CCCs
  ☆58Updated 8 years ago