☆21Aug 1, 2015Updated 10 years ago
Alternatives and similar repositories for Synthesis
Users that are interested in Synthesis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A formal semantics of the RISC-V ISA in Haskell☆174Aug 13, 2023Updated 2 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- RISC-V Specification in Coq☆116Jan 5, 2026Updated 3 months ago
- A library of components for RISC-V implementations in Haskell CLaSH☆13Mar 24, 2017Updated 9 years ago
- A Zookeeper backend for Cloud Haskell.☆13Sep 9, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆166Updated this week
- ☆13Apr 28, 2025Updated last year
- Haskell typechecker☆39May 7, 2019Updated 6 years ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 7 years ago
- Color quantization library☆38May 14, 2025Updated 11 months ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 11 years ago
- Utilities for working with OpenGL's GLSL shading language and vinyl records.☆30Sep 11, 2018Updated 7 years ago
- 🧮 Polynomial Calculator☆12Jan 3, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆98Jan 29, 2026Updated 3 months ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- make polygons out of text in the browser☆24Jul 23, 2013Updated 12 years ago
- ☆14Mar 20, 2019Updated 7 years ago
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆76Jun 18, 2020Updated 5 years ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆19Jun 21, 2015Updated 10 years ago
- Bootloadable .cyacd upload application (Linux) for PSoC® PSoC 4 ( PSoC 3 / PSoC 5 ) devices based on Cypress AN68272 "UART Bootloader Ho…☆13Aug 15, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆24Nov 6, 2021Updated 4 years ago
- Some numerical optimization methods implemented in Haskell☆47Jun 24, 2020Updated 5 years ago
- ZeroMQ transport for distributed-process (aka Cloud Haskell)☆23Jun 7, 2016Updated 9 years ago
- ☆10Nov 20, 2023Updated 2 years ago
- Quipu Programming Language☆20Jan 17, 2013Updated 13 years ago
- A collection of demonstration languages in Lua/Terra suitable for learning or for forking when creating a new language☆11Aug 27, 2015Updated 10 years ago
- Ruby Hardware Description Language☆15Mar 13, 2013Updated 13 years ago
- The Average Novel☆10Dec 2, 2017Updated 8 years ago
- Agda to C compiler☆10Sep 23, 2025Updated 7 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An implementation of the Update Monad and a 'Free' version from https://danelahman.github.io/papers/types13postproc.pdf☆13Oct 11, 2018Updated 7 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Quite OK Image FPGA Encoder and Decoder☆24May 20, 2023Updated 2 years ago
- ☆21Jul 18, 2021Updated 4 years ago
- ☆17Jan 6, 2024Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 weeks ago
- Hardcaml Circuits☆22Apr 6, 2026Updated 3 weeks ago