☆21Aug 1, 2015Updated 10 years ago
Alternatives and similar repositories for Synthesis
Users that are interested in Synthesis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A formal semantics of the RISC-V ISA in Haskell☆173Aug 13, 2023Updated 2 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- RISC-V Specification in Coq☆116Jan 5, 2026Updated 2 months ago
- A library of components for RISC-V implementations in Haskell CLaSH☆13Mar 24, 2017Updated 8 years ago
- A Zookeeper backend for Cloud Haskell.☆13Sep 9, 2017Updated 8 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆164Nov 20, 2025Updated 4 months ago
- ☆13Apr 28, 2025Updated 10 months ago
- Haskell typechecker☆39May 7, 2019Updated 6 years ago
- RISC-V port of LLVM Linker☆24Aug 3, 2018Updated 7 years ago
- Verilog for Julia☆51Apr 18, 2017Updated 8 years ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Utilities for working with OpenGL's GLSL shading language and vinyl records.☆30Sep 11, 2018Updated 7 years ago
- A core language for rule-based hardware design 🦑☆173Dec 10, 2025Updated 3 months ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 9 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 10 months ago
- Common definitions for USB constants.☆25Mar 2, 2025Updated last year
- ☆14Mar 20, 2019Updated 7 years ago
- Machine-checked Agda formalization for the ILC project☆15Apr 6, 2018Updated 7 years ago
- Patricia Tree data structure in OCaml for maps and sets, supports generic (GADT) keys☆16Feb 9, 2026Updated last month
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆76Jun 18, 2020Updated 5 years ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆18Jun 21, 2015Updated 10 years ago
- ☆24Nov 6, 2021Updated 4 years ago
- Haskell dynamic RTS loader☆13Jun 24, 2016Updated 9 years ago
- Some numerical optimization methods implemented in Haskell☆47Jun 24, 2020Updated 5 years ago
- ZeroMQ transport for distributed-process (aka Cloud Haskell)☆23Jun 7, 2016Updated 9 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆17May 30, 2023Updated 2 years ago
- ☆10Nov 20, 2023Updated 2 years ago
- ☆16Feb 7, 2019Updated 7 years ago
- A minimal esolang based on lambda calculus☆16Jan 13, 2021Updated 5 years ago
- Specification and Analysis for Requirements Tool☆10Mar 31, 2016Updated 9 years ago
- Agda to C compiler☆10Sep 23, 2025Updated 6 months ago
- The Average Novel☆10Dec 2, 2017Updated 8 years ago
- An implementation of the Update Monad and a 'Free' version from https://danelahman.github.io/papers/types13postproc.pdf☆13Oct 11, 2018Updated 7 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- An implementation of first-class pattern matches in Haskell.☆13Feb 25, 2026Updated 3 weeks ago
- Quite OK Image FPGA Encoder and Decoder☆24May 20, 2023Updated 2 years ago
- ☆21Jul 18, 2021Updated 4 years ago
- ☆17Jan 6, 2024Updated 2 years ago