braibant / SynthesisLinks
☆21Updated 9 years ago
Alternatives and similar repositories for Synthesis
Users that are interested in Synthesis are comparing it to the libraries listed below
Sorting:
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Haskell library for hardware description☆104Updated last month
- Galois RISC-V ISA Formal Tools☆60Updated 3 months ago
- A formal semantics of the RISC-V ISA in Haskell☆167Updated last year
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆155Updated 2 weeks ago
- Verilog development and verification project for HOL4☆26Updated 2 months ago
- Kansas Lava☆48Updated 5 years ago
- ☆29Updated 4 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆126Updated 3 years ago
- RISC-V Specification in Coq☆115Updated 5 months ago
- The source code to the Voss II Hardware Verification Suite☆55Updated 2 weeks ago
- On going experiments with Clash☆22Updated 9 years ago
- A core language for rule-based hardware design 🦑☆156Updated last month
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆57Updated 3 years ago
- ☆20Updated this week
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆73Updated 5 years ago
- Generate interface between Clash and Verilator☆22Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- A special-purpose processor for pure, non-strict functional languages☆28Updated 6 months ago
- A collection of reusable Clash designs/examples☆52Updated last year
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆47Updated 3 years ago
- Projects to get started with Clash☆30Updated 6 months ago
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆73Updated 2 years ago
- This project contains various supporting libraries for lean to reason about protocols.☆43Updated 7 years ago
- From Haskell to Hardware via CCCs☆58Updated 9 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- a battery-included library for dataflow protocols☆22Updated last week
- A Clash playground/starter kit, using Nix☆36Updated 6 years ago