braibant / Synthesis
☆21Updated 9 years ago
Related projects: ⓘ
- A RiscV processor implementing the RV32I instruction set written in Clash☆50Updated 6 years ago
- Galois RISC-V ISA Formal Tools☆56Updated 8 months ago
- Haskell library for hardware description☆98Updated 2 weeks ago
- Kansas Lava☆47Updated 4 years ago
- ☆17Updated this week
- Kami based processor implementations and specifications☆22Updated 4 years ago
- Verilog development and verification project for HOL4☆23Updated 3 weeks ago
- Formal specification of RISC-V Instruction Set☆96Updated 4 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆141Updated 6 months ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆45Updated 2 years ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆74Updated 4 years ago
- On going experiments with Clash☆22Updated 8 years ago
- ☆27Updated 3 years ago
- Generate interface between Clash and Verilator☆20Updated 5 months ago
- A Clash playground/starter kit, using Nix☆33Updated 5 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆197Updated 4 years ago
- RISC-V Specification in Coq☆12Updated 6 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- A formal semantics of the RISC-V ISA in Haskell☆155Updated last year
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆12Updated 3 years ago
- A Haskell to HDL (Verilog/VHDL) Compiler☆23Updated 7 months ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆54Updated 2 years ago
- Library code for upcoming RetroClash book☆9Updated 5 months ago
- ☆14Updated 8 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated this week
- 32-bit RISC-V Emulator☆23Updated 5 years ago
- Gallina to Bedrock2 compilation toolkit☆49Updated last month
- RISC-V Specification in Coq☆108Updated last month
- Projects to get started with Clash☆25Updated 7 months ago