braibant / SynthesisLinks
☆21Updated 10 years ago
Alternatives and similar repositories for Synthesis
Users that are interested in Synthesis are comparing it to the libraries listed below
Sorting:
- Galois RISC-V ISA Formal Tools☆60Updated 2 months ago
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 7 years ago
- Haskell library for hardware description☆104Updated 2 months ago
- Formal specification and verification of hardware, especially for security and privacy.☆127Updated 3 years ago
- Verilog development and verification project for HOL4☆27Updated 6 months ago
- Formal specification of RISC-V Instruction Set☆100Updated 5 years ago
- A formal semantics of the RISC-V ISA in Haskell☆170Updated 2 years ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆162Updated 3 weeks ago
- Kansas Lava☆49Updated 6 years ago
- On going experiments with Clash☆22Updated 10 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 9 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- ☆30Updated 4 years ago
- Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).☆58Updated 3 years ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆47Updated 4 years ago
- RISC-V Specification in Coq☆116Updated 3 weeks ago
- ☆22Updated last week
- A generic test bench written in Bluespec☆56Updated 4 years ago
- Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python☆13Updated 4 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Updated 5 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆94Updated last month
- A core language for rule-based hardware design 🦑☆162Updated 2 weeks ago
- Manythread RISC-V overlay for FPGA clusters☆38Updated last month
- From Haskell to Hardware via CCCs☆58Updated 9 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 4 years ago
- Generate interface between Clash and Verilator☆22Updated last year
- Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference☆74Updated 2 years ago
- A collection of reusable Clash designs/examples☆53Updated last year
- Projects to get started with Clash☆30Updated 2 months ago
- A special-purpose processor for pure, non-strict functional languages☆30Updated 9 months ago