Alternatives and similar repositories for Synthesis

Users that are interested in Synthesis are comparing it to the libraries listed below

• adamwalker / clash-riscv
  A RiscV processor implementing the RV32I instruction set written in Clash
  ☆53Updated 7 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated last month
• GaloisInc / grift
  Galois RISC-V ISA Formal Tools
  ☆60Updated 4 months ago
• rsnikhil / Forvis_RISCV-ISA-Spec
  Formal specification of RISC-V Instruction Set
  ☆100Updated 5 years ago
• project-oak / silveroak
  Formal specification and verification of hardware, especially for security and privacy.
  ☆126Updated 3 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆27Updated 3 months ago
• mit-plv / riscv-semantics
  A formal semantics of the RISC-V ISA in Haskell
  ☆168Updated last year
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆157Updated 3 weeks ago
• ku-fpg / kansas-lava
  Kansas Lava
  ☆48Updated 5 years ago
• christiaanb / contranomy
  ☆29Updated 4 years ago
• polygonhell / Clash6502
  On going experiments with Clash
  ☆22Updated 9 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆55Updated 3 weeks ago
• mit-plv / riscv-coq
  RISC-V Specification in Coq
  ☆116Updated 3 weeks ago
• riscvarchive / ISA_Formal_Spec_Public_Review
  Locus site for Public Review of Several RISC-V ISA Formal Specs
  ☆74Updated 5 years ago
• gergoerdi / clashilator
  Generate interface between Clash and Verilator
  ☆22Updated last year
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆52Updated last year
• vegaluisjose / reticle-evaluation
  Reticle evaluation (PLDI 2021)
  ☆12Updated 4 years ago
• philzook58 / nand2coq
  Build an educational formally verified version of the Nand 2 Tetris course using Coq (and other formal tools).
  ☆57Updated 3 years ago
• clash-lang / clash-starters
  Projects to get started with Clash
  ☆30Updated 7 months ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆159Updated last month
• clash-lang / clash-protocols
  a battery-included library for dataflow protocols
  ☆22Updated last week
• bittide / bittide-hardware
  ☆20Updated last week
• rsnikhil / Bluespec_BSV_Formal_Semantics
  Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document
  ☆18Updated 9 years ago
• gergoerdi / retroclash-lib
  Library code for upcoming RetroClash book
  ☆10Updated 5 months ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated last year
• thoughtpolice / clash-playground
  A Clash playground/starter kit, using Nix
  ☆36Updated 6 years ago
• rsnikhil / ICFP2020_Bluespec_Tutorial
  Tutorial on hardware design using Bluespec BH (Bluespec Classic) for Haskell programmers at ACM ICFP 2020 conference
  ☆73Updated 2 years ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 9 years ago
• David-Durst / aetherling
  Create auto-scheduled data-parallel pipelines in hardware with user-friendly Python
  ☆13Updated 4 years ago