braibant / Synthesis
☆21Updated 9 years ago
Alternatives and similar repositories for Synthesis:
Users that are interested in Synthesis are comparing it to the libraries listed below
- A RiscV processor implementing the RV32I instruction set written in Clash☆53Updated 6 years ago
- Galois RISC-V ISA Formal Tools☆56Updated last year
- Haskell library for hardware description☆101Updated 2 months ago
- The goal of the Feldspar project is to define a high-level language that allows description of high-performance digital signal processing…☆45Updated 3 years ago
- Formal specification of RISC-V Instruction Set☆98Updated 4 years ago
- Kansas Lava☆46Updated 5 years ago
- Verilog development and verification project for HOL4☆25Updated 3 months ago
- Generate interface between Clash and Verilator☆22Updated 10 months ago
- A Platform for High-Level Parametric Hardware Specification and its Modular Verification☆146Updated 4 months ago
- The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…☆76Updated 4 years ago
- ☆27Updated 3 years ago
- A formal semantics of the RISC-V ISA in Haskell☆161Updated last year
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Kami based processor implementations and specifications☆22Updated 4 years ago
- On going experiments with Clash☆22Updated 9 years ago
- Formal specification and verification of hardware, especially for security and privacy.☆124Updated 2 years ago
- Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…☆199Updated 4 years ago
- RISC-V Specification in Coq☆111Updated 3 weeks ago
- A special-purpose processor for pure, non-strict functional languages☆27Updated last month
- A Clash playground/starter kit, using Nix☆35Updated 6 years ago
- Reticle evaluation (PLDI 2021)☆12Updated 3 years ago
- From Haskell to Hardware via CCCs☆58Updated 8 years ago
- This project contains various supporting libraries for lean to reason about protocols.☆42Updated 7 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 weeks ago
- Library code for upcoming RetroClash book☆9Updated 10 months ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆25Updated 2 years ago
- 32-bit RISC-V Emulator☆23Updated 5 years ago
- ☆19Updated this week
- Gallina to Bedrock2 compilation toolkit☆52Updated last week
- RISC-V Specification in Coq☆12Updated 6 years ago