Amazon F1-inspired Xilinx VCU118 hardware design framework
☆14Jan 4, 2021Updated 5 years ago
Alternatives and similar repositories for garnet
Users that are interested in garnet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Aug 1, 2015Updated 10 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 9 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- WIP drm drivers for FreeBSD☆17Nov 16, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- my Wayland window manager☆16Jun 4, 2026Updated last month
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated 3 months ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆35Jul 10, 2016Updated 9 years ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 2 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Nov 15, 2019Updated 6 years ago
- Testing processors with Random Instruction Generation☆60Jan 13, 2026Updated 5 months ago
- STM32F401 Discovery sensor demo with BlueNRG device☆11Jul 9, 2014Updated 11 years ago
- ☆11Apr 29, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A suite of simple programs to test Intels' TSX extension☆14May 13, 2017Updated 9 years ago
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated last year
- ☆18Jul 12, 2024Updated last year
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- ☆10Updated this week
- MDX — A bare-metal / RTOS framework☆29Apr 10, 2026Updated 2 months ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 4 months ago
- Bluespec SystemVerilog library for use of the IBM Coherent Accelerator-Processor Interface (CAPI)☆11May 25, 2016Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT☆38Jun 18, 2025Updated last year
- Models for authenticated key exchange in Tamarin☆12Oct 9, 2019Updated 6 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- OpenPnP-friendly firmware for NeoDen YY1 desktop pick-and-place machine☆25Feb 4, 2024Updated 2 years ago
- A tool for the automatic generation of Isabelle/HOL correctness proofs for security protocols.☆19Jun 21, 2015Updated 11 years ago
- Bootloadable .cyacd upload application (Linux) for PSoC® PSoC 4 ( PSoC 3 / PSoC 5 ) devices based on Cypress AN68272 "UART Bootloader Ho…☆13Aug 15, 2015Updated 10 years ago
- A TCP implementation over a tun device☆14Nov 23, 2025Updated 7 months ago
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 9 years ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An open standard Cache Coherent Fabric Interface repository☆66Dec 6, 2019Updated 6 years ago
- ☆79Jun 25, 2026Updated last week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- ☆16Feb 7, 2019Updated 7 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 6 years ago
- The NandBug Software☆13May 23, 2020Updated 6 years ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago