tukl-msd / DRAMSpecLinks
A High-Level DRAM Timing, Power and Area Exploration Tool
☆28Updated 4 years ago
Alternatives and similar repositories for DRAMSpec
Users that are interested in DRAMSpec are comparing it to the libraries listed below
Sorting:
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆91Updated last year
- ☆30Updated last year
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- ☆24Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- A list of our chiplet simulaters☆32Updated 2 months ago
- ☆35Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- ☆16Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated 2 years ago
- ☆32Updated this week
- ☆26Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago