tukl-msd / DRAMSpecLinks
A High-Level DRAM Timing, Power and Area Exploration Tool
☆29Updated 5 years ago
Alternatives and similar repositories for DRAMSpec
Users that are interested in DRAMSpec are comparing it to the libraries listed below
Sorting:
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆68Updated 4 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 6 months ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆128Updated 7 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆206Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated this week
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- ☆50Updated 6 months ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆25Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 4 months ago
- Public release☆58Updated 6 years ago
- CGRA Compilation Framework☆89Updated 2 years ago
- ☆108Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago