tukl-msd / DRAMSpec
A High-Level DRAM Timing, Power and Area Exploration Tool
☆18Updated 4 years ago
Related projects: ⓘ
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆35Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆13Updated 9 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 6 years ago
- ☆56Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆45Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆38Updated 4 years ago
- Project repo for the POSH on-chip network generator☆41Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆58Updated 9 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- Alveo Versal Example Design☆16Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆56Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year
- ☆83Updated 7 months ago
- ☆19Updated last year
- ordspecsim: The Swarm architecture simulator☆23Updated last year
- DASS HLS Compiler☆26Updated 11 months ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- CGRA framework with vectorization support.☆18Updated 5 months ago
- ☆31Updated 3 years ago
- Documentation for the entire CGRAFlow☆17Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆28Updated 3 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆45Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago