tukl-msd / DRAMSpecLinks
A High-Level DRAM Timing, Power and Area Exploration Tool
☆27Updated 5 years ago
Alternatives and similar repositories for DRAMSpec
Users that are interested in DRAMSpec are comparing it to the libraries listed below
Sorting:
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆58Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- A list of our chiplet simulaters☆36Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆24Updated 8 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- ☆41Updated 3 months ago
- CGRA Compilation Framework☆86Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆112Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆119Updated 7 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆24Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆193Updated 5 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 3 months ago
- An integrated CGRA design framework☆90Updated 5 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago