A High-Level DRAM Timing, Power and Area Exploration Tool
☆29Jul 29, 2020Updated 5 years ago
Alternatives and similar repositories for DRAMSpec
Users that are interested in DRAMSpec are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast and accurate DRAM power and energy estimation tool☆192Updated this week
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆41Mar 1, 2019Updated 7 years ago
- Source code for the architectural simulator used for modeling the PUD system proposed in our HPCA 2024 paper `MIMDRAM: An End-to-End Proc…☆29Sep 12, 2025Updated 6 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Oct 9, 2020Updated 5 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆346Mar 9, 2026Updated 2 weeks ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 9 months ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- ☆20Jun 1, 2023Updated 2 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated 9 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆57Jun 12, 2021Updated 4 years ago
- ☆14Oct 11, 2024Updated last year
- HDL Obfuscator☆12May 13, 2021Updated 4 years ago
- An open-sourced PyTorch library for developing energy efficient multiplication-less models and applications.☆14Feb 3, 2025Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆517Feb 4, 2026Updated last month
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆72Dec 11, 2023Updated 2 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Sep 1, 2025Updated 6 months ago
- This is where gem5 based DRAM cache models live.☆20Mar 23, 2023Updated 3 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- Tiered Memory Management Beyond Hotness (OSDI'25)☆33Jul 31, 2025Updated 7 months ago
- PIN-tool to produce multi-threaded atomic memory traces☆37Oct 22, 2013Updated 12 years ago
- A fast and scalable x86-64 multicore simulator☆31Mar 16, 2021Updated 5 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆456Aug 3, 2024Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆64Mar 17, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- Amateur Radio Callsign RegEx Generator☆13Jul 12, 2022Updated 3 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆182Oct 1, 2022Updated 3 years ago
- annotated bibliography on approximate computing☆10Jan 16, 2016Updated 10 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 5 years ago
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- An EDA toolchain for interval thermal simulations of 2D multi-/many-cores in an open system.☆74Dec 12, 2025Updated 3 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Oct 23, 2023Updated 2 years ago
- A comprehensive content-addressable accelerator simulation framework.☆20Nov 15, 2024Updated last year
- Automatic upload of ADIF log to CloudLog☆14Mar 10, 2025Updated last year
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago