Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation methodology for estimating OS overheads and models diverse VM designs, incorporating state-of-the-art TLB techniques, page table structures etc. More details in our ASPLOS 2025 paper: https://arxiv.org/pdf/2403.04…
☆85Mar 23, 2026Updated last week
Alternatives and similar repositories for Virtuoso
Users that are interested in Virtuoso are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆32Oct 13, 2023Updated 2 years ago
- ☆14Dec 15, 2022Updated 3 years ago
- ☆22Nov 3, 2025Updated 4 months ago
- The Sniper Multi-Core Simulator☆172Oct 18, 2025Updated 5 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated 9 months ago
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆10Dec 7, 2023Updated 2 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Feb 21, 2026Updated last month
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆20Oct 31, 2020Updated 5 years ago
- ☆14Mar 8, 2023Updated 3 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆14Oct 5, 2023Updated 2 years ago
- Artifact for Direct Memory Translation for Virtualized Clouds [ASPLOS '24]☆15Feb 20, 2024Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆77Feb 21, 2026Updated last month
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Aug 11, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆31Oct 18, 2025Updated 5 months ago
- A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (ht…☆160Feb 21, 2026Updated last month
- ☆13Oct 6, 2024Updated last year
- ☆12Oct 25, 2022Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆60Sep 30, 2019Updated 6 years ago
- ☆34Updated this week
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 7 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆44Oct 15, 2025Updated 5 months ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Updated this week
- A Cycle-level simulator for M2NDP☆36Aug 14, 2025Updated 7 months ago
- ☆16Mar 18, 2025Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 3 weeks ago
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆136Mar 4, 2026Updated 3 weeks ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆68Jan 22, 2026Updated 2 months ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆521Updated this week
- The official repository for the gem5 resources sources.☆83Mar 2, 2026Updated 3 weeks ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- BadgerTrap is a tool to instrument x86-64 TLB misses.☆13Nov 13, 2016Updated 9 years ago
- Cache and main memory hog programs. These are programs with specific access patterns to evict the already existing cache blocks of variou…☆20Nov 2, 2016Updated 9 years ago
- Branch predictor simulation framework for the Last-Level Branch Predictor☆35Dec 3, 2025Updated 3 months ago
- ☆18Jul 12, 2024Updated last year
- ☆62Jan 19, 2021Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 10 months ago