CMU-SAFARI / VirtuosoView external linksLinks
Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation methodology for estimating OS overheads and models diverse VM designs, incorporating state-of-the-art TLB techniques, page table structures etc. More details in our ASPLOS 2025 paper: https://arxiv.org/pdf/2403.04…
☆81Jan 17, 2026Updated last month
Alternatives and similar repositories for Virtuoso
Users that are interested in Virtuoso are comparing it to the libraries listed below
Sorting:
- ☆15Dec 15, 2022Updated 3 years ago
- Victima is a new software-transparent technique that greatly extends the address translation reach of modern processors by leveraging the…☆32Oct 13, 2023Updated 2 years ago
- ☆22Nov 3, 2025Updated 3 months ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆24Aug 3, 2025Updated 6 months ago
- The Sniper Multi-Core Simulator☆165Oct 18, 2025Updated 4 months ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆13Oct 5, 2023Updated 2 years ago
- ☆15Mar 8, 2023Updated 2 years ago
- ☆31Updated this week
- Linux source code for ISCA 2020 paper "Enhancing and Exploiting Contiguity for Fast Memory Virtualization"☆20Oct 31, 2020Updated 5 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Jun 30, 2024Updated last year
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆33Oct 18, 2025Updated 4 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated 2 weeks ago
- ☆12Oct 25, 2022Updated 3 years ago
- ☆13Oct 6, 2024Updated last year
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆127Jan 12, 2026Updated last month
- Userspace eBPF Runtime Benchmarking Test Suite and Results☆16Apr 21, 2024Updated last year
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 9, 2026Updated last week
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Sep 10, 2025Updated 5 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Aug 11, 2024Updated last year
- PA + Labs for Operating Systems 2019 course in NJU taught by JYY.☆12Aug 6, 2019Updated 6 years ago
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆10Dec 7, 2023Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆44Oct 15, 2025Updated 4 months ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆67Jan 22, 2026Updated 3 weeks ago
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 5 months ago
- ☆16Mar 18, 2025Updated 10 months ago
- A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (ht…☆159Mar 25, 2025Updated 10 months ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Jan 2, 2022Updated 4 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Handwritten GEMM using Intel AMX (Advanced Matrix Extension)☆17Jan 11, 2025Updated last year
- ☆62Jan 19, 2021Updated 5 years ago
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆20Dec 5, 2024Updated last year
- The official repository for the gem5 resources sources.☆80Jan 13, 2026Updated last month
- A Cycle-level simulator for M2NDP☆33Aug 14, 2025Updated 6 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated last year
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆492Feb 4, 2026Updated last week
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated 8 months ago
- EMT: An OS Framework for New Memory Translation Architectures☆29Jul 22, 2025Updated 6 months ago