VIA-Research / uPIMulatorLinks
☆140Updated 4 months ago
Alternatives and similar repositories for uPIMulator
Users that are interested in uPIMulator are comparing it to the libraries listed below
Sorting:
- Processing-In-Memory (PIM) Simulator☆165Updated 5 months ago
- ☆69Updated 11 months ago
- Open-source of LazyDP published in ASPLOS-2024☆22Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆83Updated 11 months ago
- ☆20Updated 5 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆68Updated last month
- ☆16Updated 2 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆30Updated last week
- ☆24Updated 3 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆18Updated 4 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆120Updated 3 months ago
- Document for PIM-SW☆21Updated last year
- ☆26Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆55Updated 5 months ago
- ☆24Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆34Updated 5 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- PIMeval simulator and PIMbench suite☆27Updated last week
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆167Updated 2 years ago
- ☆47Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- A Cycle-level simulator for M2NDP☆27Updated last month
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- ☆66Updated 4 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆157Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆16Updated 11 months ago
- LLMServingSim: A HW/SW Co-Simulation Infrastructure for LLM Inference Serving at Scale☆117Updated this week
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆26Updated 6 months ago