UniNDP-hpca25-ae / UniNDP
Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"
☆11Updated 4 months ago
Alternatives and similar repositories for UniNDP:
Users that are interested in UniNDP are comparing it to the libraries listed below
- ☆62Updated 9 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated last week
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆41Updated last week
- ☆43Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated 3 weeks ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆76Updated 9 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆16Updated 9 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆27Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆34Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Github repository of HPCA 2025 paper "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆11Updated 4 months ago
- ☆26Updated 3 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆49Updated 3 months ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆11Updated 4 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- ☆23Updated last week
- ☆93Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 11 months ago
- ☆49Updated last year
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆44Updated last year
- ☆132Updated 9 months ago
- ☆65Updated last month
- ☆29Updated 3 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated 3 weeks ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆99Updated last month
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆11Updated 2 months ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆14Updated 9 months ago