UniNDP-hpca25-ae / UniNDPLinks
Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"
☆51Updated 4 months ago
Alternatives and similar repositories for UniNDP
Users that are interested in UniNDP are comparing it to the libraries listed below
Sorting:
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆53Updated 5 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆46Updated last year
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆68Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆85Updated 8 months ago
- ☆54Updated last month
- MICRO22 artifact evaluation for Sparseloop☆46Updated 3 years ago
- ☆121Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆46Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆107Updated 8 months ago
- PIMeval simulator and PIMbench suite☆43Updated last month
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆109Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- ☆62Updated 9 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆68Updated 2 weeks ago
- The wafer-native AI accelerator simulation platform and inference engine.☆39Updated 2 weeks ago
- ☆34Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆71Updated 3 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆82Updated 10 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆48Updated 4 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- A co-design architecture on sparse attention☆55Updated 4 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆74Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆58Updated last year
- ☆19Updated 2 years ago
- ☆42Updated last year
- ☆22Updated 9 months ago
- ☆55Updated 7 months ago
- ☆15Updated 2 years ago