arkhadem / aim_simulator
A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0
☆15Updated 3 months ago
Alternatives and similar repositories for aim_simulator
Users that are interested in aim_simulator are comparing it to the libraries listed below
Sorting:
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆53Updated last week
- ☆17Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 5 months ago
- ☆9Updated 10 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- PIMeval simulator and PIMbench suite☆25Updated this week
- ☆25Updated 3 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆27Updated 2 weeks ago
- ☆66Updated 10 months ago
- ☆29Updated 5 months ago
- ☆25Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆32Updated 11 months ago
- Processing in Memory Emulation☆20Updated 2 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆18Updated 5 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- A Cycle-level simulator for M2NDP☆27Updated last week
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆31Updated 5 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆80Updated 10 months ago
- ☆11Updated 3 weeks ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- ☆9Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆16Updated last year
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago
- PUMA Compiler☆28Updated 5 years ago