upmem / upmem_llm_frameworkLinks
UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.
☆34Updated last month
Alternatives and similar repositories for upmem_llm_framework
Users that are interested in upmem_llm_framework are comparing it to the libraries listed below
Sorting:
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆90Updated last year
- ☆84Updated last year
- ☆147Updated 7 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆33Updated last year
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆88Updated 4 months ago
- ☆181Updated last year
- Processing-In-Memory (PIM) Simulator☆185Updated 9 months ago
- ☆25Updated 9 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆44Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆146Updated 7 months ago
- ☆29Updated 3 years ago
- A Cycle-level simulator for M2NDP☆30Updated last month
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆33Updated last month
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆59Updated 4 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆21Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆90Updated 4 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆38Updated 2 years ago
- PIMeval simulator and PIMbench suite☆33Updated last month
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆38Updated last week
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆63Updated 9 months ago
- ☆50Updated last month
- ☆65Updated 4 years ago
- ☆48Updated 4 years ago
- ☆43Updated last month
- ☆16Updated 2 years ago
- [HPCA'24] Smart-Infinity: Fast Large Language Model Training using Near-Storage Processing on a Real System☆49Updated last month
- ☆108Updated last year