Alternatives and similar repositories for upmem_llm_framework:

Users that are interested in upmem_llm_framework are comparing it to the libraries listed below

• casys-kaist / NeuPIMs
  NeuPIMs Simulator
  ☆67Updated 7 months ago
• 7bvcxz / PIMsim
  ☆17Updated last year
• leesou / PIM-DL-ASPLOS
  PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization
  ☆27Updated 11 months ago
• scale-snu / attacc_simulator
  ☆53Updated 7 months ago
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆44Updated last month
• Systems-ShiftLab / MultiPIM
  MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
  ☆52Updated 3 years ago
• CMU-SAFARI / SimplePIM
  SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…
  ☆26Updated last year
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• miglopst / PIM_NDP_papers
  ☆62Updated 4 years ago
• PSAL-POSTECH / M2NDP-public
  A Cycle-level simulator for M2NDP
  ☆22Updated 2 months ago
• tsinghua-ideal / spada-sim
  The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow
  ☆31Updated 2 years ago
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆87Updated last month
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆41Updated 5 months ago
• SET-Scheduling-Project / GEMINI-HPCA2024
  Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
  ☆66Updated 4 months ago
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆41Updated 2 years ago
• fangjh21 / PALM
  PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training
  ☆15Updated 7 months ago
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆79Updated last year
• pku-liang / HASCO
  agile hardware-software co-design
  ☆47Updated 3 years ago
• SET-Scheduling-Project / SET-ISCA2023
  The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.
  ☆57Updated this week
• hatsu3 / Sanger
  ☆42Updated 3 years ago
• AIS-SNU / PID-Comm
  ☆21Updated 2 months ago
• maestro-project / confuciux
  ☆31Updated 3 years ago
• Yinxiao-Feng / chiplet-network-sim
  ☆20Updated last month
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• SFU-HiAccel / HiSpMV
  [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS
  ☆8Updated 2 weeks ago
• PrincetonUniversity / LLMCompass
  ☆107Updated 6 months ago
• UCLA-VAST / Serpens
  Serpens is an HBM FPGA accelerator for SpMV
  ☆17Updated 6 months ago
• VIA-Research / uPIMulator
  ☆115Updated 2 weeks ago
• pku-liang / MAGIS
  MAGIS: Memory Optimization via Coordinated Graph Transformation and Scheduling for DNN (ASPLOS'24)
  ☆49Updated 8 months ago
• Zhaoshixin-sky / CIM-MLC
  [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
  ☆25Updated 8 months ago