scale-snu / attacc_simulator
☆58Updated 9 months ago
Alternatives and similar repositories for attacc_simulator:
Users that are interested in attacc_simulator are comparing it to the libraries listed below
- NeuPIMs Simulator☆75Updated 9 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆37Updated this week
- ☆131Updated last month
- ☆17Updated last year
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆99Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆75Updated 2 weeks ago
- Processing-In-Memory (PIM) Simulator☆154Updated 3 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated last week
- A co-design architecture on sparse attention☆50Updated 3 years ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆24Updated last month
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆48Updated 3 months ago
- ☆29Updated 3 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆126Updated 8 months ago
- ☆27Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 10 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆15Updated 9 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆10Updated last month
- Programming and Assignment Material for ECE 695☆15Updated 3 years ago
- A Cycle-level simulator for M2NDP☆25Updated 3 months ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆13Updated 8 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆66Updated 4 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆26Updated 3 months ago
- ☆23Updated 3 months ago