scale-snu / attacc_simulator
☆37Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for attacc_simulator
- NeuPIMs Simulator☆51Updated 4 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆62Updated 2 months ago
- Processing-In-Memory (PIM) Simulator☆127Updated 4 months ago
- ☆97Updated last month
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- ☆17Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆52Updated 2 months ago
- ☆81Updated 4 months ago
- MICRO22 artifact evaluation for Sparseloop☆38Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆46Updated 2 weeks ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- Programming and Assignment Material for ECE 695☆11Updated 3 years ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆13Updated 4 months ago
- ☆60Updated 3 years ago
- RTL implementation of Flex-DPE.☆89Updated 4 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆80Updated 6 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆21Updated 5 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆28Updated last year
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated 10 months ago
- ☆25Updated 3 years ago
- Tender: Accelerating Large Language Models via Tensor Decompostion and Runtime Requantization (ISCA'24)☆12Updated 4 months ago
- ☆22Updated last year
- ☆40Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆38Updated this week
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆25Updated 8 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- ☆79Updated 11 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆7Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago