scale-snu / attacc_simulator
☆64Updated 9 months ago
Alternatives and similar repositories for attacc_simulator:
Users that are interested in attacc_simulator are comparing it to the libraries listed below
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆78Updated 9 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆46Updated 3 weeks ago
- Processing-In-Memory (PIM) Simulator☆157Updated 4 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated 2 weeks ago
- ☆133Updated 2 months ago
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆25Updated 2 months ago
- ☆28Updated 4 months ago
- ☆17Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆51Updated 4 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆65Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆106Updated 2 months ago
- ☆135Updated 9 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆13Updated 2 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆63Updated 2 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆29Updated last year
- A co-design architecture on sparse attention☆51Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆29Updated 10 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- PIMeval simulator and PIMbench suite☆22Updated this week
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆29Updated 4 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆16Updated 4 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆16Updated 10 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- ☆26Updated 4 months ago
- PUMA Compiler☆28Updated 4 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆84Updated 11 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆12Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year