CMU-SAFARI / DRAM-BenderLinks
DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM2 chips and DDR4 modules of different form factors. Six prototypes are available on different FPGA boards. Described in our preprint: https://arxiv.org/pdf/2211.05838.pdf
☆96Updated last month
Alternatives and similar repositories for DRAM-Bender
Users that are interested in DRAM-Bender are comparing it to the libraries listed below
Sorting:
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆137Updated 2 years ago
- Championship Branch Prediction 2025☆56Updated 4 months ago
- The Sniper Multi-Core Simulator☆145Updated 10 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- Fast and accurate DRAM power and energy estimation tool☆177Updated last week
- The official repository for the gem5 resources sources.☆73Updated last month
- ☆33Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated last week
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆19Updated 3 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆37Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆53Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆97Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆111Updated 3 weeks ago
- RiVEC Bencmark Suite☆122Updated 9 months ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆71Updated 4 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆187Updated this week
- ☆101Updated this week
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- RISC-V Matrix Specification☆22Updated 9 months ago
- The gem5 Bootcamp 2022 environment. Archived.☆35Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆117Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago