CMU-SAFARI / DRAM-BenderLinks
DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM2 chips and DDR4 modules of different form factors. Six prototypes are available on different FPGA boards. Described in our preprint: https://arxiv.org/pdf/2211.05838.pdf
☆106Updated 4 months ago
Alternatives and similar repositories for DRAM-Bender
Users that are interested in DRAM-Bender are comparing it to the libraries listed below
Sorting:
- Championship Branch Prediction 2025☆67Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- Fast and accurate DRAM power and energy estimation tool☆188Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- ☆108Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆125Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- The official repository for the gem5 resources sources.☆78Updated last month
- ☆122Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- The Sniper Multi-Core Simulator☆162Updated 2 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- gem5 Tips & Tricks☆70Updated 5 years ago
- ☆34Updated 5 years ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆95Updated this week
- RiVEC Bencmark Suite☆126Updated last year
- Implementation of TAGE Branch Predictor - currently considered state of the art☆52Updated 11 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆114Updated last month
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆47Updated 6 months ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆206Updated 3 weeks ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Updated 4 years ago
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago