CMU-SAFARI / DRAM-BenderLinks
DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM2 chips and DDR4 modules of different form factors. Six prototypes are available on different FPGA boards. Described in our preprint: https://arxiv.org/pdf/2211.05838.pdf
☆98Updated 2 months ago
Alternatives and similar repositories for DRAM-Bender
Users that are interested in DRAM-Bender are comparing it to the libraries listed below
Sorting:
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆138Updated 2 years ago
- Championship Branch Prediction 2025☆59Updated 4 months ago
- Fast and accurate DRAM power and energy estimation tool☆179Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆33Updated 5 years ago
- The Sniper Multi-Core Simulator☆149Updated 11 months ago
- ☆97Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆75Updated last month
- CGRA framework with vectorization support.☆35Updated 2 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆107Updated 4 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆113Updated last week
- ☆103Updated this week
- The OpenPiton Platform☆28Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- RiVEC Bencmark Suite☆123Updated 10 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- The official repository for the gem5 resources sources.☆73Updated 2 months ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆180Updated this week
- Unit tests generator for RVV 1.0☆92Updated 2 weeks ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆80Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- SimpleScalar version 3.0 (official repository)☆46Updated 2 years ago