CMU-SAFARI / DRAM-BenderLinks
DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM2 chips and DDR4 modules of different form factors. Six prototypes are available on different FPGA boards. Described in our preprint: https://arxiv.org/pdf/2211.05838.pdf
☆85Updated 9 months ago
Alternatives and similar repositories for DRAM-Bender
Users that are interested in DRAM-Bender are comparing it to the libraries listed below
Sorting:
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Championship Branch Prediction 2025☆45Updated last month
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆134Updated last year
- The official repository for the gem5 resources sources.☆72Updated last month
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- gem5 Tips & Tricks☆70Updated 5 years ago
- Source Code for training and evaluating BranchNet models for branch prediction☆35Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- ☆91Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆54Updated last month
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆39Updated 3 months ago
- ☆33Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆165Updated 2 weeks ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 9 months ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 11 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated 2 weeks ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆67Updated last month
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 weeks ago
- Unit tests generator for RVV 1.0☆88Updated last month
- The OpenPiton Platform☆28Updated 2 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year