CMU-SAFARI / DRAM-BenderLinks
DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM2 chips and DDR4 modules of different form factors. Six prototypes are available on different FPGA boards. Described in our preprint: https://arxiv.org/pdf/2211.05838.pdf
☆103Updated 4 months ago
Alternatives and similar repositories for DRAM-Bender
Users that are interested in DRAM-Bender are comparing it to the libraries listed below
Sorting:
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆187Updated 2 months ago
- Championship Branch Prediction 2025☆62Updated 6 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆123Updated 2 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- ☆107Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- The official repository for the gem5 resources sources.☆74Updated last week
- The Sniper Multi-Core Simulator☆162Updated last month
- ☆82Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆127Updated this week
- gem5 Tips & Tricks☆70Updated 5 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆107Updated 2 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆45Updated 6 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆52Updated 11 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆56Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 3 years ago
- ☆34Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆112Updated last month
- ☆70Updated 2 weeks ago