CMU-SAFARI / DRAM-Bender
DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM2 chips and DDR4 modules of different form factors. Six prototypes are available on different FPGA boards. Described in our preprint: https://arxiv.org/pdf/2211.05838.pdf
☆71Updated 7 months ago
Alternatives and similar repositories for DRAM-Bender:
Users that are interested in DRAM-Bender are comparing it to the libraries listed below
- Championship Branch Prediction 2025☆38Updated 3 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 9 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- ☆32Updated 5 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆76Updated 11 months ago
- The official repository for the gem5 resources sources.☆66Updated 2 weeks ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆130Updated last year
- Championship Value Prediction (CVP) simulator.☆16Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- gem5 Tips & Tricks☆68Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 7 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆40Updated last year
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- ☆91Updated last year
- Branch predictor simulation framework for the Last-Level Branch Predictor☆22Updated 8 months ago
- The Sniper Multi-Core Simulator☆126Updated 5 months ago
- Creating beautiful gem5 simulations☆48Updated 4 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- Pre-release starter template for custom Chisel projects☆9Updated last month
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆50Updated 3 years ago
- ☆79Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆156Updated this week