Yufeng98 / CENT
Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025
☆52Updated this week
Alternatives and similar repositories for CENT:
Users that are interested in CENT are comparing it to the libraries listed below
- ☆66Updated 10 months ago
- A Cycle-level simulator for M2NDP☆27Updated this week
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆80Updated 10 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆14Updated 3 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆53Updated 4 months ago
- ☆17Updated last year
- UPMEM LLM Framework allows profiling PyTorch layers and functions and simulate those layers/functions with a given hardware profile.☆27Updated last week
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 8 months ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆29Updated last year
- ☆29Updated 4 months ago
- ☆66Updated 4 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last week
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- PIMeval simulator and PIMbench suite☆24Updated last week
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆31Updated 4 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated last month
- ☆25Updated last year
- ☆25Updated 3 years ago
- ☆134Updated 3 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆17Updated 5 months ago
- ☆9Updated 10 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆113Updated 2 months ago
- ☆11Updated 3 weeks ago
- This is where gem5 based DRAM cache models live.☆16Updated 2 years ago
- Processing-In-Memory (PIM) Simulator☆161Updated 4 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- ☆23Updated 5 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆18Updated 9 months ago