RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This repo is a modification of Caffe to train, simulate and visualize analog ConvNet processing under noise vs. energy tradeoffs.
☆14Dec 16, 2016Updated 9 years ago
Alternatives and similar repositories for redeye_sim
Users that are interested in redeye_sim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- training SNN with Resume algorithm☆10Nov 15, 2019Updated 6 years ago
- Unit Scaling demo and experimentation code☆16Mar 12, 2024Updated 2 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- CamJ: an energy modeling and system-level exploration framework for in-sensor visual computing☆24Sep 29, 2023Updated 2 years ago
- Designing image processing hardware and software for computer vision☆66Jul 26, 2019Updated 6 years ago
- A wonderful graphic library(Littlevgl) in zynq-7020 with an LCD driver☆18Aug 4, 2019Updated 6 years ago
- This is an implementation of a forward and reverse computational photography pipeline☆31Sep 14, 2018Updated 7 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Aug 21, 2018Updated 7 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- An application to simulate Tomasulo's algorithm☆11Jan 16, 2014Updated 12 years ago
- ☆11Nov 17, 2015Updated 10 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆24Mar 17, 2021Updated 5 years ago
- django + postgres + rls☆13Jul 1, 2021Updated 4 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Example code used in the CVPR 2015 tutorial☆43Oct 28, 2015Updated 10 years ago
- ☆13Apr 10, 2017Updated 8 years ago
- Simulator for Heterogeneous Architecture☆12Jan 12, 2016Updated 10 years ago
- AI Powered Devtools Extension☆18Jan 8, 2024Updated 2 years ago
- Supplementary Material to accompany the paper, DJ Warne, SA Sisson, C Drovandi (2019) Acceleration of expensive computations in Bayesian…☆13Oct 23, 2020Updated 5 years ago
- Python library (C++ backend) for degree-preserving network randomization☆14Oct 14, 2019Updated 6 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆41Mar 1, 2019Updated 7 years ago
- Simple webapp (Google Appengine) to convert UIUC course listings into importable calendar files☆24Aug 8, 2020Updated 5 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Jan 2, 2021Updated 5 years ago
- Altair8800_Mister☆13Dec 9, 2025Updated 3 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- Fork of http://common-lisp.net/project/cells-gtk/☆32Feb 4, 2013Updated 13 years ago
- Render React components to Adobe XD. Build design systems and libraries from your code.☆16Jan 4, 2023Updated 3 years ago
- Convert setup.cfg, etc. to pyproject.toml files☆14Oct 27, 2025Updated 4 months ago
- Collection of NodeJS benchmarks☆16Dec 19, 2022Updated 3 years ago
- Work with PBRT v4☆24Oct 15, 2025Updated 5 months ago
- Tensorflow implementation for 'Temporal 3D ConvNets'(t3d)☆12Jan 6, 2021Updated 5 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- ☆30May 15, 2020Updated 5 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 5 years ago
- Materials for the Supercomputing 2016 tutorial on high performance Python☆17Aug 14, 2024Updated last year