CMU-SAFARI / DRAM-Datasheet-SurveyLinks
A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. This data and its analysis are described in the 2022 paper by Patel et al.: https://arxiv.org/abs/2204.10378
☆11Updated 3 years ago
Alternatives and similar repositories for DRAM-Datasheet-Survey
Users that are interested in DRAM-Datasheet-Survey are comparing it to the libraries listed below
Sorting:
- corundum work on vu13p☆22Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆32Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated last week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated 2 weeks ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆47Updated 6 months ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆18Updated 2 years ago
- ☆17Updated 3 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- The wafer-native AI accelerator simulation platform and inference engine.☆37Updated last week
- ☆14Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated last year
- ☆25Updated last year
- ☆41Updated 9 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆11Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Updated 9 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- A Toy-Purpose TPU Simulator☆21Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago