CMU-SAFARI / DRAM-Datasheet-SurveyLinks
A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. This data and its analysis are described in the 2022 paper by Patel et al.: https://arxiv.org/abs/2204.10378
☆11Updated 3 years ago
Alternatives and similar repositories for DRAM-Datasheet-Survey
Users that are interested in DRAM-Datasheet-Survey are comparing it to the libraries listed below
Sorting:
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆29Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆15Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- corundum work on vu13p☆22Updated last year
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆18Updated 3 weeks ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 6 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 4 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 10 months ago
- ☆36Updated 7 months ago
- ☆22Updated 8 months ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 3 weeks ago
- ☆14Updated 2 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 3 weeks ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- ☆25Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Updated 5 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 8 months ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆11Updated 9 years ago
- ☆22Updated this week
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆13Updated 6 months ago
- pLUTo is a DRAM-based Processing-using-Memory architecture that leverages the high density of DRAM to enable the massively parallel stori…☆16Updated 2 years ago