CMU-SAFARI / PiDRAM
PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory techniques. Prototype on a RISC-V rocket chip system implemented on an FPGA. Described in our paper: https://arxiv.org/abs/2111.00082
☆60Updated last year
Alternatives and similar repositories for PiDRAM:
Users that are interested in PiDRAM are comparing it to the libraries listed below
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 7 months ago
- CGRA framework with vectorization support.☆21Updated this week
- ☆89Updated 11 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last month
- ☆53Updated last year
- gem5 repository to study chiplet-based systems☆68Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- ☆86Updated 10 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆49Updated 3 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- ☆39Updated 7 months ago
- ☆33Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 3 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- Processing in Memory Emulation☆18Updated last year
- ☆23Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year