Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.
☆15Nov 22, 2015Updated 10 years ago
Alternatives and similar repositories for Sorting
Users that are interested in Sorting are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Digital Communication Project implemented in MATLAB☆11Aug 23, 2021Updated 5 years ago
- Implement a bitonic sorting network on FPGA☆50Nov 6, 2021Updated 4 years ago
- The Hardware/Software Interface on coursera☆16Jun 18, 2013Updated 13 years ago
- A Verilog implementation of a pipelined MIPS processor☆11Oct 20, 2017Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Turbo coder and decoder☆13Oct 11, 2023Updated 3 years ago
- Hardware-accelerated sorting algorithm☆16May 4, 2020Updated 6 years ago
- ☆12May 5, 2015Updated 11 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆14Oct 9, 2017Updated 9 years ago
- Use Verilog to design Arbiter PUF, then do Floorplan to make inter-variation approach 50%.☆13May 4, 2022Updated 4 years ago
- Multi-bit Synchronization across Clock Domains☆10May 18, 2018Updated 8 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- A java swing visualization of multiple sorts.☆15Oct 14, 2021Updated 5 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 從入門到進階的 Chisel HDL 指南☆14Jun 4, 2026Updated 4 months ago
- SHA256 hardware accelerator, synthesized for and mapped on the Zynq core of the Zybo board by Digilent☆28Jul 10, 2018Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆42Jan 12, 2016Updated 10 years ago
- ☆37Jun 19, 2023Updated 3 years ago
- A MLP implementation in Python☆13May 2, 2019Updated 7 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆18Mar 15, 2021Updated 5 years ago
- Verilog 8b10b encoder/decoder☆12Mar 11, 2025Updated last year
- Detailed read disturbance (RowHammer and RowPress) characterization of six real HBM2 DRAM chips yielding 23 new observations and 8 new ta…☆12May 3, 2024Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆12Apr 3, 2026Updated 7 months ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- Memory Compiler Tutorial☆15Oct 7, 2020Updated 6 years ago
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆32Dec 10, 2021Updated 4 years ago
- This is part of EC383 - Mini Project in VLSI Design.☆10May 8, 2022Updated 4 years ago
- A beautiful free vuejs admin template, designed using vuetify and apexcharts.☆10Oct 27, 2021Updated 5 years ago
- A simple tutorial on SystemC using NJU's DLCO experiments as examples. (Rewritting...)☆16Aug 10, 2026Updated 2 months ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- BSc. Project (UoW) - simulation of GSM and EDGE network modulation schemes (GMSK and 8PSK)☆17Jan 7, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 将邮件中的图片批量保存到PPT中的VBA项目☆11Feb 28, 2021Updated 5 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 4 years ago
- A Built-in-Self-Test Scheme for Online Evaluation of Physical Unclonable Functions and True Random Number Generators☆24Nov 24, 2017Updated 8 years ago
- MEMORY CENTRIC SYSTEMS FOR AI(CSI6207-01) Lecture at Yonsei(20-1)☆12Apr 6, 2022Updated 4 years ago
- ☆10Oct 20, 2017Updated 9 years ago
- ☆14Feb 19, 2021Updated 5 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆27Aug 23, 2019Updated 7 years ago