CMU-SAFARI / ABACuSLinks
New RowHammer mitigation mechanism that is area-, performance-, and energy-efficient especially at very low (e.g., 125) RowHammer thresholds, as described in the USENIX Security'24 paper https://arxiv.org/pdf/2310.09977.pdf
☆17Updated last year
Alternatives and similar repositories for ABACuS
Users that are interested in ABACuS are comparing it to the libraries listed below
Sorting:
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆106Updated 5 months ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆140Updated 2 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆68Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆19Updated 3 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆117Updated 6 months ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Updated last year
- ☆34Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Championship Branch Prediction 2025☆67Updated 7 months ago
- Extremely Simple Microbenchmarks☆39Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- A heterogeneous architecture timing model simulator.☆173Updated 4 months ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆218Updated 2 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆162Updated 3 years ago
- Fast and accurate DRAM power and energy estimation tool☆188Updated this week
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆24Updated 3 weeks ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆82Updated 4 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆208Updated 5 years ago
- Open-source RTL logic simulator with CUDA acceleration☆249Updated 3 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- The official repository for the gem5 resources sources.☆78Updated last month
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year