CMU-SAFARI / ABACuSLinks
New RowHammer mitigation mechanism that is area-, performance-, and energy-efficient especially at very low (e.g., 125) RowHammer thresholds, as described in the USENIX Security'24 paper https://arxiv.org/pdf/2310.09977.pdf
☆16Updated last year
Alternatives and similar repositories for ABACuS
Users that are interested in ABACuS are comparing it to the libraries listed below
Sorting:
- DRAM Bender is the first open source DRAM testing infrastructure that can be used to easily and comprehensively test state-of-the-art HBM…☆97Updated last month
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆137Updated 2 years ago
- Championship Branch Prediction 2025☆57Updated 4 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated 3 months ago
- ☆33Updated 5 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆116Updated 3 months ago
- A wrapper for the SPEC CPU2006 benchmark suite.☆89Updated 4 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 5 years ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆23Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆158Updated 3 years ago
- ☆70Updated 4 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- The OpenPiton Platform☆29Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆177Updated last week
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆208Updated last week
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆19Updated 3 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆54Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆74Updated 2 weeks ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated last week
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆196Updated 5 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Extremely Simple Microbenchmarks☆36Updated 7 years ago