Chun-Feng / CACTI-6.5View external linksLinks
This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condition circumstance.
☆17May 30, 2016Updated 9 years ago
Alternatives and similar repositories for CACTI-6.5
Users that are interested in CACTI-6.5 are comparing it to the libraries listed below
Sorting:
- Template Verilator project for beginners☆13Feb 2, 2023Updated 3 years ago
- An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model☆530Jun 25, 2024Updated last year
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 6 months ago
- Synchronous Message Exchange☆11Feb 3, 2026Updated last week
- BlockCIrculantRNN (LSTM and GRU) using TensorFlow☆14Oct 30, 2018Updated 7 years ago
- A very simple SDRAM controller for FPGA written in Verilog. It exposes a SRAM-like interface to the rest of the FPGA fabric☆14Dec 4, 2018Updated 7 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Mar 1, 2019Updated 6 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- ☆13Mar 27, 2019Updated 6 years ago
- Code needed to reproduce results from my ICLR 2019 paper on fixed-point quantization of the backprop algorithm.☆10Jan 24, 2019Updated 7 years ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- Huffman encoder☆10Sep 8, 2013Updated 12 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- ☆10Jun 28, 2019Updated 6 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- ☆13May 15, 2025Updated 8 months ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- Long Short-Term Memory Neural Networks trained and tested on the TIMIT Acoustic-Phonetic Continuous Speech Corpus.☆11Aug 27, 2017Updated 8 years ago
- TopK Algorithms Benchmark☆10Jul 16, 2019Updated 6 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated last month
- Model LLM inference on single-core dataflow accelerators☆18Dec 16, 2025Updated last month
- Next-Generation FPGA Place-and-Route☆10Aug 1, 2018Updated 7 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- ☆15Aug 16, 2025Updated 5 months ago
- Open Hardware for Open Source FPGA Toolchain☆13Aug 23, 2015Updated 10 years ago
- ☆12Mar 9, 2018Updated 7 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- ☆15May 23, 2024Updated last year
- Minimalistic GUI library for OpenGL☆13Mar 29, 2017Updated 8 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago
- Building an embedded Rust application on top of the ASF4 C vendor library☆14Mar 16, 2020Updated 5 years ago
- An experimental CPU design☆14Feb 9, 2020Updated 6 years ago
- CHIP-8 Emulator in Rust☆13May 11, 2018Updated 7 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆22Jul 7, 2021Updated 4 years ago
- Implementation of BitonicSorting algorithm on FPGA through SDAccel using Opencl as source code☆17Nov 21, 2016Updated 9 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Aug 28, 2023Updated 2 years ago