使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。
☆14Mar 22, 2024Updated 2 years ago
Alternatives and similar repositories for cordic-algorithm-verilog
Users that are interested in cordic-algorithm-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CustomProtocolHandler是一个用于处理自定义协议的工具，旨在实现处理自定义协议链接回链。方便通过笔记软件进行知识管理。如点击自定义协议链接时能够跳回原位，包括但不 限于视频、PPT和PDF。☆16Oct 22, 2024Updated 2 years ago
- 这个仓库是用于生成回链的工具。实现了一键获得原文（图片、文字）和 回链的功能，如生成视频画面和对应时间戳的回链、PPT元素画面和对应页码的回链、PDF画面和对应位置的回链。搭配另2个仓库（插入图片/文字、处理回链）可以实现一键摘录图片/文字并附上回链，然后点击链接跳转回原文…☆20Aug 12, 2025Updated last year
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 3 years ago
- Multi-bit Synchronization across Clock Domains☆10May 18, 2018Updated 8 years ago
- 從入門到進階的 Chisel HDL 指南☆14Jun 4, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A step-by-step implementation of a ResNet-18 model for image classification on the CIFAR-10 dataset☆11Dec 5, 2024Updated last year
- UESTC-雷达信号产生与处理的设计与验证☆19Jun 6, 2019Updated 7 years ago
- A MLP implementation in Python☆13May 2, 2019Updated 7 years ago
- A basic sales agent application using Streamlit for the user interface and LangChain for the AI component. The agent should be able to: .…☆16Mar 3, 2025Updated last year
- LLMA = LLM + Arithmetic coder, which use LLM to do insane text data compression. LLMA=大模型+算术编码，它能使用LLM对文本数据进行暴力的压缩，达到极高的压缩率。☆22Nov 24, 2024Updated last year
- A simple tutorial on SystemC using NJU's DLCO experiments as examples. (Rewritting...)☆16Aug 10, 2026Updated 2 months ago
- ☆116Updated this week
- STM32 BSP LIBRARY.☆13Jan 17, 2025Updated last year
- A collection of Python utility classes and functions for loading and processing Polysomnography (PSG) sleep study data.☆11Jan 2, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- ☆130Updated this week
- Wishbone controller for a MEMs microphone☆16Mar 18, 2020Updated 6 years ago
- Music-EEG Experiment Dataset☆10May 18, 2021Updated 5 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆13Aug 30, 2022Updated 4 years ago
- This python script developed approach which uses various Explainable AI techniques to interpret the results given by fault detection and …☆10Aug 21, 2023Updated 3 years ago
- This repo is a comparison study of HR and BR measurement using Doppler Radar and ECG☆12Jul 16, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog☆19May 29, 2017Updated 9 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- ☆23Updated this week
- ☆10Feb 16, 2025Updated last year
- Ethernet BareMetal configuration and minimal implementation on STM32H5/H7 series☆16Sep 10, 2024Updated 2 years ago
- ESP-IDF component for sending and receiving CRSF protocol messages to and from an ELRS or Crossfire receiver.☆14Apr 26, 2024Updated 2 years ago
- This project presents a novel approach for J peak detection in Heart-Rate monitoring. The proposed approach employs accelerometers to col…☆10Oct 30, 2023Updated 3 years ago
- Line coding and clock recovery for a fibre optic link, running on a Spartan 6 FPGA☆14May 29, 2017Updated 9 years ago
- A Comprehensive Comparative Study of LLM-Aided FPGA Design Flow☆13Jul 14, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Sep 6, 2026Updated last month
- Guides of Verilog, SystemVerilog, and SystemVerilog Assertion for Digital Designers.☆49Jun 4, 2026Updated 4 months ago
- A collections of tools around sleep research: plotting of hypnograms / spectrograms, etc etc☆10Jul 31, 2026Updated 3 months ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆24Jul 13, 2024Updated 2 years ago
- Real-time ECG visualization and recording tool for Polar H10 heart rate monitors - built for teaching psychophysiology and research☆24Jul 10, 2026Updated 3 months ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 7 years ago
- ☆11May 9, 2022Updated 4 years ago