Bowen-0x00 / cordic-algorithm-verilogLinks
 使用Cordic算法函数运算,在资源受限的设备上运行(如资源较少的FPGA、嵌入式MCU),避免了浮点运算、乘法、除法,只用移位和加法函数的计算。
☆10Updated last year
Alternatives and similar repositories for cordic-algorithm-verilog
Users that are interested in cordic-algorithm-verilog are comparing it to the libraries listed below
Sorting:
- 使 用FPGA制作机器人,并使用python建立上位机,FPGA机器人通过控制ESP8266通过WiFi进行无线通讯,来达到上位机控制FPGA机器人的目的☆25Updated 5 years ago
 - 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航,与Arduino互联实现PID算法,摄像头识别红绿灯,超声波自主避障,语音识别,一键拨打紧急联系人等等☆28Updated 5 years ago
 - FPGA纯逻辑实现modbus通信☆22Updated 3 years ago
 - 开发环境是Windows 10, Quartus。硬件开发语言是Verilog。 利用FPGA开发的智能小车,分为两个部分,控制器部分和小车部分,通过蓝牙信号进行连接。 控制部分可以通过加速度传感器检测手势,从而控制小车的前后左右。 加速度传感器还可以检测人体是否摔倒…☆14Updated 6 years ago
 - wifi☆12Updated 8 years ago
 - The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 4 years ago
 - In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆19Updated 5 years ago
 - ☆18Updated 3 years ago
 - Digital IC design and vlsi notes☆12Updated 5 years ago
 - FIR implemention with Verilog☆49Updated 6 years ago
 - Verilog CAN controller that is compatible to the SJA 1000.☆15Updated 4 years ago
 - Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators☆11Updated last year
 - Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Updated 11 years ago
 - Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 5 years ago
 - HW and SW based implementation of Canny Edge Detection Algorithm.☆12Updated 7 years ago
 - Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
 - Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module☆19Updated 7 years ago
 - This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
 - Hardware implementation of HDR image producing algorithm☆16Updated 3 years ago
 - This project aims to integrate image acquisition with AI acceleration to achieve functions such as multi-channel video source input captu…☆16Updated 2 years ago
 - Sobel is first order or gradient based edge operator for images and it is implemented using verilog.☆14Updated 4 years ago
 - LMS-Adaptive Filter implement using verilog and Matlab☆47Updated 9 years ago
 - This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Updated last year
 - zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆38Updated 4 years ago
 - Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
 - Verilog code that does 2D Low Pass Filter on a greyscale image☆10Updated 10 years ago
 - 数字IC验证案例(SV and UVM)☆26Updated 4 years ago
 - DSP University Project - Matlab, Simulations, and Verilog Files☆12Updated 5 years ago
 - ☆19Updated 4 years ago
 - Generate a Verilog Source file and testbench file for a given Moore FSM☆17Updated 12 years ago