SkyworksSolutionsInc / fplib
Fixed point math library for SystemVerilog
☆17Updated 2 months ago
Alternatives and similar repositories for fplib:
Users that are interested in fplib are comparing it to the libraries listed below
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆25Updated 5 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Benchmarks for Yosys development☆23Updated 4 years ago
- ☆33Updated 2 years ago
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- ☆36Updated last year
- A padring generator for ASICs☆24Updated last year
- ☆32Updated 2 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆35Updated last month
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- ☆22Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆47Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- Prefix tree adder space exploration library☆57Updated 2 months ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- PicoRV☆44Updated 4 years ago
- An automatic clock gating utility☆43Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated last week
- System on Chip toolkit for Amaranth HDL☆85Updated 3 months ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆26Updated 11 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆35Updated 2 years ago
- ☆45Updated last month
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- Reusable Verilog 2005 components for FPGA designs☆39Updated last year
- A current mode buck converter on the SKY130 PDK☆26Updated 3 years ago