SkyworksSolutionsInc / fplibLinks
Fixed point math library for SystemVerilog
☆39Updated last year
Alternatives and similar repositories for fplib
Users that are interested in fplib are comparing it to the libraries listed below
Sorting:
- ☆50Updated 9 months ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 3 weeks ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆64Updated 2 months ago
- Fabric generator and CAD tools graphical frontend☆17Updated 4 months ago
- Prefix tree adder space exploration library☆56Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆90Updated 11 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆49Updated 11 months ago
- ☆38Updated 3 years ago
- An automatic clock gating utility☆51Updated 7 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- ☆58Updated 8 months ago
- SpinalHDL Hardware Math Library☆93Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆81Updated last month
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- RISC-V Nox core☆69Updated 4 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆54Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆195Updated last week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Fabric generator and CAD tools.☆209Updated this week
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 5 months ago
- FPGA250 aboard the eFabless Caravel☆32Updated 4 years ago
- ☆87Updated last month
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆69Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- A command-line tool for displaying vcd waveforms.☆65Updated last year