SkyworksSolutionsInc / fplibView external linksLinks
Fixed point math library for SystemVerilog
☆41Nov 14, 2024Updated last year
Alternatives and similar repositories for fplib
Users that are interested in fplib are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Use amaranth-to-litex to simply import Amaranth code into a Litex project.☆15Apr 22, 2024Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated last month
- PCIe to .1 inch header breakout☆11Sep 14, 2020Updated 5 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 4 years ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Yosys plugin for synthesis of Bluespec code☆15Sep 8, 2021Updated 4 years ago
- Hot Reconfiguration Technology demo☆42Aug 23, 2022Updated 3 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated 2 weeks ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆45Feb 3, 2026Updated last week
- EVEREST: e-Versatile Research Stick for peoples☆36Apr 12, 2023Updated 2 years ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- ☆20May 8, 2025Updated 9 months ago
- A low-level intermediate representation for hardware description languages☆28Jun 28, 2020Updated 5 years ago
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Feb 2, 2026Updated last week
- The PS-FPGA project (top level)☆24May 12, 2021Updated 4 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆60Feb 5, 2026Updated last week
- Amaranth HDL libary for building USB-capable SoC designs.☆26Oct 31, 2025Updated 3 months ago
- ☆28Dec 15, 2025Updated last month
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 8 months ago
- Circuit Automatic Characterization Engine☆52Feb 7, 2025Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆28Jan 17, 2026Updated 3 weeks ago
- reverse engineering the canon 5D mark II (5D2) image sensor☆33May 27, 2025Updated 8 months ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆26Updated this week
- PACoGen: Posit Arithmetic Core Generator☆76Aug 16, 2019Updated 6 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Updated this week
- ☆40Jan 9, 2023Updated 3 years ago
- Interchange formats for chip design.☆36Feb 3, 2026Updated last week
- SD/MMC Analyzer for Saleae Logic☆39Mar 18, 2024Updated last year
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 7 months ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago