SkyworksSolutionsInc / fplib
Fixed point math library for SystemVerilog
☆15Updated last week
Related projects ⓘ
Alternatives and complementary repositories for fplib
- A configurable USB 2.0 device core☆30Updated 4 years ago
- USB virtual model in C++ for Verilog☆28Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆48Updated last week
- assorted library of utility cores for amaranth HDL☆81Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- A padring generator for ASICs☆22Updated last year
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Virtual development board for HDL design☆39Updated last year
- Generate Zynq configurations without using the vendor GUI☆30Updated last year
- A Fully Open-Source Verilog-to-PCB Flow☆17Updated 4 months ago
- ☆39Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- ☆20Updated 2 years ago
- ☆57Updated 3 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆32Updated last week
- LunaPnR is a place and router for integrated circuits☆44Updated this week
- ☆35Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆14Updated 3 months ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆17Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆20Updated 3 years ago
- ☆12Updated 3 years ago
- sample VCD files☆36Updated 9 months ago
- ☆17Updated 4 years ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆53Updated this week
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- ☆20Updated 3 weeks ago