SkyworksSolutionsInc / fplibLinks
Fixed point math library for SystemVerilog
☆39Updated last year
Alternatives and similar repositories for fplib
Users that are interested in fplib are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆51Updated 6 months ago
- ☆38Updated 3 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆63Updated 2 months ago
- ☆50Updated 9 months ago
- ASIC implementation flow infrastructure☆162Updated this week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆79Updated 3 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- WAL enables programmable waveform analysis.☆160Updated this week
- Fabric generator and CAD tools.☆206Updated this week
- Fabric generator and CAD tools graphical frontend☆17Updated 3 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 10 months ago
- ☆87Updated last month
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- Prefix tree adder space exploration library☆56Updated 11 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- RISC-V Nox core☆68Updated 3 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated 2 weeks ago
- Raptor end-to-end FPGA Compiler and GUI☆90Updated 11 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆91Updated this week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 2 months ago
- ☆58Updated 7 months ago
- A Python package to use FPGA development tools programmatically.☆142Updated 7 months ago
- SpinalHDL Hardware Math Library☆93Updated last year
- Bitstream relocation and manipulation tool.☆48Updated 2 years ago