SkyworksSolutionsInc / fplibLinks
Fixed point math library for SystemVerilog
☆36Updated 11 months ago
Alternatives and similar repositories for fplib
Users that are interested in fplib are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Raptor end-to-end FPGA Compiler and GUI☆86Updated 10 months ago
- Fabric generator and CAD tools graphical frontend☆16Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆38Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆77Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- An automatic clock gating utility☆50Updated 6 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆61Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- ASIC implementation flow infrastructure☆139Updated this week
- Demo SoC for SiliconCompiler.☆61Updated last week
- ☆56Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Making cocotb testbenches that bit easier☆36Updated 2 weeks ago
- ☆85Updated last week
- RISC-V Nox core☆68Updated 2 months ago
- ☆50Updated 8 months ago
- Fabric generator and CAD tools.☆197Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- WAL enables programmable waveform analysis.☆157Updated this week
- SpinalHDL Hardware Math Library☆93Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Prefix tree adder space exploration library☆56Updated 11 months ago
- ☆54Updated 6 months ago
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago