Converting a deep neural network to integer-only inference in native C via uniform quantization and the fixed-point representation.
☆26Jan 31, 2022Updated 4 years ago
Alternatives and similar repositories for Integer-Only-Inference-for-Deep-Learning-in-Native-C
Users that are interested in Integer-Only-Inference-for-Deep-Learning-in-Native-C are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆16Jun 25, 2025Updated last year
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 6 years ago
- ☆12Mar 21, 2021Updated 5 years ago
- An In-kernel Transparent Monitoring System for Microservice Systems with eBPF☆22Sep 11, 2022Updated 3 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Fixed point math library for SystemVerilog☆45Nov 14, 2024Updated last year
- Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022☆22Nov 15, 2022Updated 3 years ago
- ☆14Apr 6, 2025Updated last year
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- OpenGraph is an open-source graph processing benchmarking suite written in pure C/OpenMP. Integrated with Sniper simulator.☆11Apr 27, 2024Updated 2 years ago
- ☆12Sep 18, 2024Updated last year
- ☆12Jul 2, 2024Updated 2 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 8 years ago
- ☆16Jan 18, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- ☆18Sep 9, 2024Updated last year
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆179Mar 5, 2025Updated last year
- Sharing the codebase and steps for artifact evaluation for ISCA 2023 paper☆16Feb 20, 2024Updated 2 years ago
- A reinforcement learning algorithm for congestion control, together with a realistic Omnet++ network simulation environment☆37Jul 20, 2023Updated 3 years ago
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- Neural Network Implemented in C++: An Object Oriented Approach From Scratch☆14Jun 6, 2019Updated 7 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- TBNv2: Convolutional Neural Network With Ternary Inputs and Binary Weights☆18Mar 4, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆32Apr 11, 2022Updated 4 years ago
- Simple C++ reader for CIFAR-10 dataset☆17Apr 29, 2023Updated 3 years ago
- Quantized Training for Convolutional Neural Networks using Xilinx Brevitas☆12Mar 16, 2022Updated 4 years ago
- streamlink plugin for CHZZK(치지직)☆22Jan 7, 2024Updated 2 years ago
- Implementation of NIPS2023: Unleashing the Full Potential of Product Quantization for Large-Scale Image Retrieva☆11Nov 12, 2024Updated last year
- Singular Binarized Neural Network based on GPU Bit Operations (see our SC-19 paper)☆17Dec 9, 2020Updated 5 years ago
- Implementations of various parallel algorithms for matrix factorization (including DSGD++)☆16Jul 14, 2017Updated 9 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆53May 20, 2026Updated 3 months ago
- Programming and Assignment Material for ECE 695☆18Apr 23, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Halide backend for ONNX☆12Nov 5, 2019Updated 6 years ago
- Verilog modules required to get the OV7670 camera working☆84Jul 26, 2018Updated 8 years ago
- Hardware accelerator for convolutional neural networks☆77Aug 9, 2022Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆86Oct 22, 2021Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- An FPGA integration and acceleration of the popular FAISS framework for approximate similarity search☆25Jul 20, 2019Updated 7 years ago
- A simple script to plot the Roofline model for given HW platforms and applications☆10Mar 17, 2026Updated 5 months ago