akshararavi / ViT-Malware-DetectorLinks
A vision transformer based framework for classifying executable images as benign or malicious
☆9Updated last year
Alternatives and similar repositories for ViT-Malware-Detector
Users that are interested in ViT-Malware-Detector are comparing it to the libraries listed below
Sorting:
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆111Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆259Updated last month
- opensource EDA tool flor VLSI design☆33Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆50Updated last year
- This repo provide an index of VLSI content creators and their materials☆152Updated 10 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆102Updated 2 months ago
- SystemVerilog Tutorial☆159Updated 2 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆132Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆99Updated last year
- This repository contains the design files of RISC-V Single Cycle Core☆51Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- RISC-V RV32I CPU core☆25Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆83Updated 2 years ago
- ☆113Updated last year
- ☆12Updated 3 months ago
- This repository contains the tasks performed for VL508- Physical Design of ASIC Course (Fall 2024)☆12Updated 7 months ago
- ☆41Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆65Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆120Updated last week
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆13Updated this week
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆43Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆78Updated last year
- 5 stage pipeline implementation of RISC-V 32I Processor.☆11Updated 7 months ago
- Implementation of RISC-V RV32I☆19Updated 2 years ago
- ☆21Updated last year
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆44Updated 3 months ago
- ☆11Updated 2 years ago