magicYang1573 / llm-hardware-test-generationLinks
☆31Updated last year
Alternatives and similar repositories for llm-hardware-test-generation
Users that are interested in llm-hardware-test-generation are comparing it to the libraries listed below
Sorting:
- ☆14Updated last year
- An open-source benchmark for generating design RTL with natural language☆130Updated 10 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆23Updated 11 months ago
- ☆47Updated 11 months ago
- ☆47Updated 2 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- ☆23Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- ☆19Updated 2 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆29Updated last year
- ☆183Updated 11 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆224Updated 7 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆46Updated last month
- 关于移植模型至gemmini的文档☆29Updated 3 years ago
- ☆28Updated 5 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆48Updated 9 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆61Updated 5 months ago
- Papers on LLM4EDA from 2023 and 2024☆43Updated last year
- ☆37Updated last year
- ☆36Updated 9 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆24Updated 3 months ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆17Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆52Updated 3 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- Pick your favorite language to verify your chip.☆68Updated this week
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- Fix syntax errors of LLM-generated RTL☆35Updated last year