magicYang1573 / llm-hardware-test-generationLinks
☆33Updated last year
Alternatives and similar repositories for llm-hardware-test-generation
Users that are interested in llm-hardware-test-generation are comparing it to the libraries listed below
Sorting:
- ☆15Updated last year
- ☆30Updated 7 months ago
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- ☆52Updated 2 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆72Updated 7 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆62Updated 3 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆52Updated 11 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆238Updated 9 months ago
- ☆50Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆26Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆31Updated 5 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆190Updated last year
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆33Updated last year
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- ☆32Updated 7 months ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆66Updated 3 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆23Updated 5 months ago
- 关于移植模型至gemmini的文档☆31Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆42Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- ☆20Updated 3 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- ☆13Updated 2 years ago
- ☆26Updated 6 months ago
- ☆40Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆58Updated 3 years ago
- Papers on LLM4EDA from 2023 and 2024☆44Updated last year