magicYang1573 / llm-hardware-test-generation
☆22Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for llm-hardware-test-generation
- An open-source benchmark for generating design RTL with natural language☆70Updated 2 weeks ago
- sram/rram/mram.. compiler☆29Updated last year
- This is a python repo for flattening Verilog☆13Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- Pure digital components of a UCIe controller☆48Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- This is a repo to store circuit design datasets☆15Updated 10 months ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- ☆10Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆12Updated 8 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 11 months ago
- eyeriss-chisel3☆39Updated 2 years ago
- ☆36Updated 7 months ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆56Updated 10 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆75Updated 3 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- ☆22Updated 5 years ago
- Fast Symbolic Repair of Hardware Design Code☆18Updated 6 months ago
- An infrastructure for integrated EDA☆38Updated last year
- ☆12Updated 6 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆69Updated last year
- ☆31Updated last month
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆13Updated 3 weeks ago
- ☆10Updated 5 months ago
- 中国科学院大学高级计算机体系结构课程作业：使用OpenROAD-flow完成RTL到GDS全流程☆22Updated 4 years ago