magicYang1573 / llm-hardware-test-generationLinks
☆32Updated last year
Alternatives and similar repositories for llm-hardware-test-generation
Users that are interested in llm-hardware-test-generation are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆127Updated 9 months ago
- ☆14Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 10 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆22Updated 10 months ago
- ☆24Updated 4 months ago
- ☆26Updated 4 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆47Updated 8 months ago
- ☆179Updated 10 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- ☆47Updated 10 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 3 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆220Updated 6 months ago
- ☆19Updated 2 years ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- ☆36Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆58Updated 4 months ago
- ☆53Updated 3 months ago
- ☆47Updated 2 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆34Updated 2 weeks ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆27Updated 2 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆23Updated 4 months ago
- Fix syntax errors of LLM-generated RTL☆36Updated last year
- ☆23Updated 3 months ago
- ☆225Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 4 months ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago