magicYang1573 / llm-hardware-test-generationLinks
☆30Updated 11 months ago
Alternatives and similar repositories for llm-hardware-test-generation
Users that are interested in llm-hardware-test-generation are comparing it to the libraries listed below
Sorting:
- ☆14Updated 9 months ago
- ☆27Updated this week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- This is a python repo for flattening Verilog☆17Updated 3 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- An open-source benchmark for generating design RTL with natural language☆111Updated 6 months ago
- ☆45Updated 7 months ago
- ☆21Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated last month
- ☆17Updated 2 years ago
- ☆22Updated 11 months ago
- This is a repo to store circuit design datasets☆17Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆41Updated 5 months ago
- ☆25Updated last month
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆19Updated 7 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆27Updated last year
- ☆16Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆16Updated 2 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆23Updated 10 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- A list of our chiplet simulaters☆32Updated 2 months ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- ☆13Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆200Updated 3 months ago
- An integrated CGRA design framework☆89Updated 2 months ago