magicYang1573 / llm-hardware-test-generationLinks
☆33Updated last year
Alternatives and similar repositories for llm-hardware-test-generation
Users that are interested in llm-hardware-test-generation are comparing it to the libraries listed below
Sorting:
- An open-source benchmark for generating design RTL with natural language☆150Updated last year
- ☆31Updated this week
- ☆53Updated 3 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- ☆52Updated last year
- ☆14Updated last year
- ☆33Updated 8 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆75Updated 8 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- FSA: Fusing FlashAttention within a Single Systolic Array☆77Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆243Updated 10 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆30Updated 6 months ago
- This is a python repo for flattening Verilog☆20Updated last week
- ☆42Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆79Updated 8 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆24Updated 6 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆27Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- An infrastructure for integrated EDA☆42Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆70Updated 5 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27Updated 7 months ago
- 关于移植模型至gemmini的文档☆32Updated 3 years ago
- ☆55Updated 6 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆22Updated 8 months ago
- ☆51Updated 3 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆193Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆30Updated 8 months ago