y2kbugger / baremetal-riscv-renode
☆12Updated last year
Alternatives and similar repositories for baremetal-riscv-renode:
Users that are interested in baremetal-riscv-renode are comparing it to the libraries listed below
- This repository contains sample code integrating Renode with Verilator☆19Updated 3 weeks ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆28Updated 7 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆91Updated 8 months ago
- ☆15Updated 5 months ago
- GDB server to debug CPU simulation waveform traces☆44Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆55Updated last week
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆12Updated 2 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆28Updated 3 weeks ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆33Updated this week
- Dual-issue RV64IM processor for fun & learning☆60Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated 4 months ago
- ☆31Updated last week
- Reusable Verilog 2005 components for FPGA designs☆42Updated 2 months ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆25Updated 3 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 weeks ago
- PicoRV☆44Updated 5 years ago
- ☆14Updated last year
- LunaPnR is a place and router for integrated circuits☆46Updated 5 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆72Updated 10 months ago
- System on Chip toolkit for Amaranth HDL☆88Updated 6 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Quite OK image compression Verilog implementation☆21Updated 5 months ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆15Updated last year
- Open source Logic Analyzer based on LiteX SoC☆25Updated 3 weeks ago
- sump3 logic analyzer☆19Updated last week
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆29Updated 8 months ago
- Spen's Official OpenOCD Mirror☆49Updated last month