y2kbugger / baremetal-riscv-renode

Related projects ⓘ

Alternatives and complementary repositories for baremetal-riscv-renode

• olofk / qerv
  ☆13Updated 3 weeks ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆72Updated 2 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆65Updated this week
• zephray / RISu064
  Dual-issue RV64IM processor for fun & learning
  ☆57Updated last year
• hamsternz / simple-riscv
  A simple three-stage RISC-V CPU
  ☆21Updated 3 years ago
• olofk / subservient
  Small SERV-based SoC primarily for OpenMPW tapeout
  ☆35Updated last year
• openXC7 / toolchain-nix
  Nix flake for openXC7
  ☆26Updated 2 months ago
• SpinalHDL / openocd_riscv
  Spen's Official OpenOCD Mirror
  ☆47Updated 8 months ago
• smunaut / doom_riscv
  Doom classic port to lightweight RISC‑V
  ☆81Updated 2 years ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆29Updated this week
• antmicro / kintex-410t-devboard
  ☆30Updated last month
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆84Updated last month
• darklife / udarkrisc
  u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV
  ☆13Updated last year
• stnolting / neorv32-verilog
  ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.
  ☆62Updated this week
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆44Updated last week
• stnolting / neorv32-riscof
  ✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆25Updated this week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆66Updated this week
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆62Updated last week
• chipsalliance / verible-linter-action
  Automatic SystemVerilog linting in github actions with the help of Verible
  ☆27Updated 2 weeks ago
• bl0x / learn-fpga-amaranth
  Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL
  ☆88Updated 3 months ago
• FelipeFFerreira / ITA-CORES
  RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32
  ☆40Updated 11 months ago
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆42Updated 7 months ago
• tomverbeure / gdbwave
  GDB server to debug CPU simulation waveform traces
  ☆40Updated 2 years ago
• blackmesalabs / sump3
  sump3 logic analyzer
  ☆16Updated 7 months ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆19Updated 2 years ago
• riscv-software-src / riscv-ctg
  ☆40Updated last week
• AlSaqr-platform / he-soc
  ☆33Updated this week
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆47Updated 11 months ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆56Updated last week
• siliconcompiler / zerosoc
  Demo SoC for SiliconCompiler.
  ☆52Updated 2 weeks ago