Alternatives and similar repositories for baremetal-riscv-renode

Users that are interested in baremetal-riscv-renode are comparing it to the libraries listed below

• tomverbeure / vexriscv_ocd_blog
  Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
  ☆26Updated 3 years ago
• bluespec / RISCV_gdbstub
  A gdbstub for connecting GDB to a RISC-V Debug Module
  ☆30Updated 10 months ago
• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆22Updated 3 months ago
• meiniKi / FazyRV
  A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.
  ☆106Updated this week
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• Mr-Bossman / KISC-V
  KISCV, a KISS principle riscv32i CPU
  ☆25Updated 7 months ago
• AlSaqr-platform / he-soc
  ☆32Updated this week
• cr1901 / sentinel
  Another size-optimized RISC-V CPU for your consideration.
  ☆58Updated this week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆84Updated 8 months ago
• ATaylorCEngFIET / Mastering_AMD_MicroBlaze_Processor_The_PetaLinux_Class
  ☆17Updated last year
• FPGAwars / FLIX-V
  FLIX-V: FPGA, Linux and RISC-V
  ☆42Updated last year
• Wren6991 / OpenDAP
  ☆24Updated 2 years ago
• stnolting / neorv32-setups
  📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.
  ☆81Updated this week
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
  ☆34Updated this week
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 10 months ago
• five-embeddev / riscv-scratchpad
  RISC-V Scratchpad
  ☆69Updated 2 years ago
• QuickLogic-Corp / quicklogic-fpga-toolchain
  Open Source FPGA toolchain and documentation for QuickLogic devices and eFPGA IP
  ☆39Updated 4 years ago
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆28Updated last month
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated last month
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆45Updated this week
• mole99 / greyhound-ihp
  Greyhound on IHP SG13G2 0.13 μm BiCMOS process
  ☆55Updated this week
• devicetree-org / lopper
  ☆45Updated this week
• BrunoLevy / TordBoyau
  A pipelined RISC-V processor
  ☆57Updated last year
• lupyuen / nuttx-star64
  Apache NuttX RTOS for Pine64 Star64 64-bit RISC-V SBC (StarFive JH7110)
  ☆31Updated this week
• olofk / qerv
  ☆17Updated 3 months ago
• rlangoy / ZedBoard-BareMetal-Examples
  ZedBoard Bare Metal examples
  ☆23Updated 4 years ago
• epsilon537 / boxlambda
  FPGA based microcomputer sandbox for software and RTL experimentation
  ☆66Updated this week
• ultraembedded / librtos
  Very basic real time operating system for embedded systems...
  ☆16Updated 4 years ago
• emb4fun / neorv32-examples
  Some neorv32 examples for Intel FPGA boards using Quartus II and SEGGER Embedded Studio for RISC-V.
  ☆15Updated 9 months ago
• blackmesalabs / hyperram
  Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC
  ☆91Updated 7 years ago