ucb-bar / autocompLinks
Autocomp: AI Code Optimizer for Tensor Accelerators
☆33Updated this week
Alternatives and similar repositories for autocomp
Users that are interested in autocomp are comparing it to the libraries listed below
Sorting:
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Updated 7 months ago
- EQueue Dialect☆40Updated 3 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 11 months ago
- ☆14Updated 4 years ago
- ☆17Updated 3 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆17Updated 7 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ☆32Updated last year
- ☆28Updated 2 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆22Updated 8 months ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Artifact repository for paper Automatic Generation of High-Performance Quantized Machine Learning Kernels☆17Updated 5 years ago
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆37Updated 11 months ago
- ☆17Updated 3 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆18Updated last year
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Updated 4 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Updated 8 months ago
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago