zlagpacan / 437_OoOLinks
Dual-Core Out-of-Order MIPS CPU Design
☆18Updated 5 months ago
Alternatives and similar repositories for 437_OoO
Users that are interested in 437_OoO are comparing it to the libraries listed below
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆25Updated last year
- Open source ISS and logic RISC-V 32 bit project☆58Updated last week
- RISC-V Nox core☆68Updated 2 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor☆48Updated 9 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 3 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆19Updated 5 months ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆114Updated 2 weeks ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- A Reconfigurable RISC-V Core for Approximate Computing☆125Updated 4 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated 11 months ago
- ☆30Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆66Updated last week
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆117Updated last week
- ☆43Updated 3 years ago
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆88Updated 4 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- ☆17Updated 3 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆47Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆90Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago