zhangkunming0216 / FIFO_-asynchronous
异步FIFO的内部实现
☆24Updated 6 years ago
Alternatives and similar repositories for FIFO_-asynchronous:
Users that are interested in FIFO_-asynchronous are comparing it to the libraries listed below
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆19Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- ☆36Updated 9 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆30Updated 6 years ago
- ☆9Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆30Updated 2 years ago
- ☆25Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- SoC Based on ARM Cortex-M3☆28Updated 2 weeks ago
- ☆17Updated 9 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆28Updated 3 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆25Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆42Updated 10 months ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆24Updated 2 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ☆59Updated 9 years ago
- ☆18Updated 2 years ago