zhangkunming0216 / FIFO_-asynchronousLinks
异步FIFO的内部实现
☆24Updated 7 years ago
Alternatives and similar repositories for FIFO_-asynchronous
Users that are interested in FIFO_-asynchronous are comparing it to the libraries listed below
Sorting:
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- AXI Interconnect☆52Updated 4 years ago
- ☆10Updated 5 years ago
- ☆26Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Implementation of the PCIe physical layer☆48Updated last month
- ☆36Updated 10 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆23Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆17Updated 10 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆23Updated 6 months ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆17Updated 11 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- ☆20Updated 2 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Verification IP for APB protocol☆68Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆21Updated 2 years ago
- ☆60Updated 2 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆28Updated 8 years ago