eepro-bt / documentsLinks
文档编写
☆13Updated 5 years ago
Alternatives and similar repositories for documents
Users that are interested in documents are comparing it to the libraries listed below
Sorting:
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆27Updated 4 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- image processing based FPGA☆113Updated 4 years ago
- AXI总线连接器☆103Updated 5 years ago
- ☆37Updated 10 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆101Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆35Updated 3 years ago
- fpga跑sobel识别算法☆38Updated 4 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆22Updated 5 years ago
- FPGA图像处理仿真平台☆27Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆97Updated last year
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 7 years ago
- 基于FPGA的三速以太网UDP协议栈设计☆29Updated last year
- A novel architectural design for stitching video streams in real-time on an FPGA.☆126Updated 3 years ago
- Bilinear interpolation realizes image scaling based on FPGA☆27Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆66Updated last year
- AXI DMA 32 / 64 bits☆120Updated 11 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆73Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 7 years ago