eepro-bt / documentsLinks
文档编写
☆13Updated 4 years ago
Alternatives and similar repositories for documents
Users that are interested in documents are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆33Updated 3 years ago
- image processing based FPGA☆109Updated 3 years ago
- AXI总线连接器☆100Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆183Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆64Updated 6 years ago
- fpga跑sobel识别算法☆36Updated 4 years ago
- FPGA☆125Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- Bilinear interpolation realizes image scaling based on FPGA☆26Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- FPGA/AES/LeNet/VGG16☆105Updated 6 years ago
- IC Verification & SV Demo☆54Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 视频旋 转(2019FPGA大赛)☆34Updated 5 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆236Updated 6 years ago
- AXI DMA 32 / 64 bits☆115Updated 10 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆98Updated 2 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 7 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- An LeNet RTL implement onto FPGA☆49Updated 7 years ago