eepro-bt / documentsLinks
文档编写
☆13Updated 5 years ago
Alternatives and similar repositories for documents
Users that are interested in documents are comparing it to the libraries listed below
Sorting:
- Bitmap Processing Library & AXI-Stream Video Image VIP☆36Updated 3 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆51Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆40Updated 8 years ago
- AXI总线连接器☆105Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆157Updated 2 years ago
- ARM中通过APB总线连接的UART模块☆71Updated 5 years ago
- AHB DMA 32 / 64 bits☆59Updated 11 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆25Updated 6 years ago
- fpga跑sobel识别算法☆44Updated 4 years ago
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆29Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆38Updated 10 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆38Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆194Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- AXI DMA 32 / 64 bits☆124Updated 11 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆37Updated 3 years ago
- image processing based FPGA☆117Updated 4 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- IC Verification & SV Demo☆57Updated 4 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆108Updated 3 years ago
- Open IP in Hardware Description Language.☆29Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆105Updated 2 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆54Updated 7 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 8 years ago
- AXI Interconnect☆56Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆96Updated 8 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago