eepro-bt / documentsLinks
文档编写
☆13Updated 5 years ago
Alternatives and similar repositories for documents
Users that are interested in documents are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- Bitmap Processing Library & AXI-Stream Video Image VIP☆34Updated 3 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆102Updated 2 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆49Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ARM中通过APB总线连接的UART模块☆68Updated 5 years ago
- image processing based FPGA☆116Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- AXI总线连接器☆105Updated 5 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆131Updated 4 years ago
- ☆38Updated 10 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆36Updated 3 years ago
- This project accelerates CNN computation with the help of FPGA, for more than 50x speed-up compared with CPU.☆23Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆54Updated 7 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆28Updated 4 years ago
- 在FPGA上实现SRIO收发控制器☆11Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆68Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago