eepro-bt / documentsLinks
文档编写
☆13Updated 4 years ago
Alternatives and similar repositories for documents
Users that are interested in documents are comparing it to the libraries listed below
Sorting:
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆24Updated 3 years ago
- fpga跑sobel识别算法☆35Updated 4 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆32Updated 3 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆53Updated 6 years ago
- ☆10Updated 4 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目☆34Updated 3 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- 基于FPGA的FFT☆17Updated 6 years ago
- ☆36Updated 9 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆14Updated 2 years ago
- Use Verilog to complete the design of various digital circuits, including common interfaces, such as UART, Bluetooth, IIC, AMBA, etc. It …☆27Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆20Updated 2 years ago
- FPGA图像处理仿真平台☆26Updated 3 years ago
- ☆33Updated last year
- 基于FPGA的三速以太网UDP协议栈设计☆25Updated last year
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ISP-Lite, VIP, MIPI-RX IP实现,测试平台为KV260+AR1335 3MP@30fps☆95Updated 2 years ago