The ZipCPU blog
☆18Dec 17, 2025Updated 3 months ago
Alternatives and similar repositories for website
Users that are interested in website are comparing it to the libraries listed below
Sorting:
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Simple fixed-cycle SDRAM Controller☆28Dec 14, 2019Updated 6 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Adding digital output for old synths☆15Mar 13, 2023Updated 3 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Yamaha SFG 01/05 module clone☆12Jan 22, 2021Updated 5 years ago
- Digital output for Roland MT-32, D10/20/50/etc☆12Dec 11, 2025Updated 3 months ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- MSX Unimapper cartridge☆18Oct 2, 2023Updated 2 years ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆20Mar 1, 2021Updated 5 years ago
- A cycle accurate emulation of the VIC-II graphics chip found in the Commodore 64.☆19Feb 1, 2025Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆19Apr 7, 2025Updated 11 months ago
- A FPGA core for the arcade game, Rygar (1986).☆17May 10, 2020Updated 5 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Amiga 4091 hardware - Gerbers, Schematics, EasyEDA files, etc☆18Jul 4, 2025Updated 8 months ago
- Wishbone interconnect utilities☆44Feb 23, 2026Updated 3 weeks ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- An CAN bus Controller implemented in Verilog☆52May 28, 2015Updated 10 years ago
- ☆16Jun 14, 2024Updated last year
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 7 months ago
- A Likelihood framework brought to you with from the Weizmann stat. team☆13Feb 8, 2020Updated 6 years ago
- Adapter to allow the use of the A500+/A600 Agnus (390544 8375 ) in an Amiga A3000☆18Nov 29, 2022Updated 3 years ago
- GDB server to debug CPU simulation waveform traces☆43Feb 21, 2022Updated 4 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- TTY-like interface for SDL☆12Nov 16, 2025Updated 4 months ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- DAAD interpreter created with Boriel's ZXBasic with capability to take advantage of the 128k models memory banks.☆12Apr 16, 2025Updated 11 months ago
- Automatically exported from code.google.com/p/otla☆11Apr 3, 2015Updated 10 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆21Aug 19, 2022Updated 3 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- ☆13Aug 7, 2025Updated 7 months ago