The ZipCPU blog
☆19Dec 17, 2025Updated 6 months ago
Alternatives and similar repositories for website
Users that are interested in website are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- Adding digital output for old synths☆16Mar 13, 2023Updated 3 years ago
- 製作專屬於你的梟婆軸黨黨證☆11Jan 16, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- Wishbone SATA Controller☆26Jun 23, 2026Updated last week
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆20Mar 1, 2021Updated 5 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Yamaha SFG 05/01 OPM/OPP cartridge☆19Mar 30, 2025Updated last year
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The code for AIM2022 compressed image super-resolution☆11Nov 30, 2022Updated 3 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- Wishbone interconnect utilities☆45Feb 23, 2026Updated 4 months ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Face recognition with loss of softmax, sphereface, cosface, arcface in pytorch of python3☆10Apr 27, 2020Updated 6 years ago
- An CAN bus Controller implemented in Verilog☆55May 28, 2015Updated 11 years ago
- Design 200M equivalent sampling using 1M Sa/s, send AD data to STM32. 使用1M采样率实现200M等效采样，将数据发送到STM32上 Altera FPGA EP4CE22E22C8, ADS828E☆14Aug 8, 2025Updated 10 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Likelihood framework brought to you with from the Weizmann stat. team☆14Feb 8, 2020Updated 6 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated last month
- Adapter to allow the use of the A500+/A600 Agnus (390544 8375 ) in an Amiga A3000☆18Nov 29, 2022Updated 3 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆15Nov 29, 2019Updated 6 years ago
- TTY-like interface for SDL☆12Nov 16, 2025Updated 7 months ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Automatically exported from code.google.com/p/otla☆11Apr 3, 2015Updated 11 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 3 years ago
- ☆13Aug 7, 2025Updated 10 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Exploring Motion Ambiguity and Alignment for High-Quality Video Frame Interpolation (CVPR2023)☆14Jul 21, 2023Updated 2 years ago
- Settings used for CachyOS Qtile☆13Sep 29, 2025Updated 9 months ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆18Jan 28, 2022Updated 4 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Example of an over all attack using DLL_Wrapper.☆11Aug 22, 2017Updated 8 years ago