The ZipCPU blog
☆20Jul 18, 2026Updated 2 months ago
Alternatives and similar repositories for website
Users that are interested in website are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple fixed-cycle SDRAM Controller☆29Apr 26, 2026Updated 4 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Digital output for Roland MT-32, D10/20/50/etc☆12Apr 3, 2026Updated 5 months ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Typhoon GPU on FPGA☆13Aug 22, 2019Updated 7 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- A cycle accurate emulation of the VIC-II graphics chip found in the Commodore 64.☆20Feb 1, 2025Updated last year
- Adding digital output for old synths☆17Mar 13, 2023Updated 3 years ago
- Yamaha SFG 05/01 OPM/OPP cartridge☆19Mar 30, 2025Updated last year
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- The code for AIM2022 compressed image super-resolution☆11Nov 30, 2022Updated 3 years ago
- A FPGA core for the arcade game, Rygar (1986).☆17May 10, 2020Updated 6 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Amiga 4091 hardware - Gerbers, Schematics, EasyEDA files, etc☆18Apr 3, 2026Updated 5 months ago
- Wishbone interconnect utilities☆46Feb 23, 2026Updated 6 months ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- GDB server to debug CPU simulation waveform traces☆44Feb 21, 2022Updated 4 years ago
- An CAN bus Controller implemented in Verilog☆57May 28, 2015Updated 11 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 4 months ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- 正点原子开拓者&新起点FPGA开发板例程☆16Nov 29, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Adapter to allow the use of the A500+/A600 Agnus (390544 8375 ) in an Amiga A3000☆18Nov 29, 2022Updated 3 years ago
- Face recognition using Tensorflow☆11Nov 6, 2018Updated 7 years ago
- TTY-like interface for SDL☆12Nov 16, 2025Updated 10 months ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 4 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- ☆13Sep 1, 2026Updated 2 weeks ago
- Firmware / Software for A4091 / A4091 Mini / A4092☆21Sep 4, 2026Updated 2 weeks ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆19Jan 28, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Settings used for CachyOS Qtile☆15Sep 29, 2025Updated 11 months ago
- Example of an over all attack using DLL_Wrapper.☆11Aug 22, 2017Updated 9 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 3 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 11 years ago
- Numpy implementation of deep learning☆15Jun 17, 2024Updated 2 years ago
- Data General Nova Software Development KIt☆15Mar 24, 2025Updated last year
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago