The ZipCPU blog
☆19Jul 18, 2026Updated last month
Alternatives and similar repositories for website
Users that are interested in website are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Digital output for Roland MT-32, D10/20/50/etc☆12Apr 3, 2026Updated 4 months ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 7 years ago
- Yamaha SFG 01/05 module clone☆13Jan 22, 2021Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- A cycle accurate emulation of the VIC-II graphics chip found in the Commodore 64.☆20Feb 1, 2025Updated last year
- Adding digital output for old synths☆17Mar 13, 2023Updated 3 years ago
- Yamaha SFG 05/01 OPM/OPP cartridge☆19Mar 30, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- A FPGA core for the arcade game, Rygar (1986).☆17May 10, 2020Updated 6 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- Amiga 4091 hardware - Gerbers, Schematics, EasyEDA files, etc☆18Apr 3, 2026Updated 4 months ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 6 years ago
- Wishbone interconnect utilities☆45Feb 23, 2026Updated 6 months ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 12 years ago
- A Likelihood framework brought to you with from the Weizmann stat. team☆14Feb 8, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An CAN bus Controller implemented in Verilog☆56May 28, 2015Updated 11 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 3 months ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Adapter to allow the use of the A500+/A600 Agnus (390544 8375 ) in an Amiga A3000☆18Nov 29, 2022Updated 3 years ago
- Face recognition using Tensorflow☆11Nov 6, 2018Updated 7 years ago
- TTY-like interface for SDL☆12Nov 16, 2025Updated 9 months ago
- Automatically exported from code.google.com/p/otla☆11Apr 3, 2015Updated 11 years ago
- Re-coded Gowin GW1N primitives for Verilator use☆24Aug 19, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fancy Kickstart Switcher for A500-A600-A1200-A4000☆22Nov 12, 2025Updated 9 months ago
- Exploring Motion Ambiguity and Alignment for High-Quality Video Frame Interpolation (CVPR2023)☆14Jul 21, 2023Updated 3 years ago
- ☆13Jul 23, 2026Updated last month
- Firmware / Software for A4091 / A4091 Mini / A4092☆21Aug 6, 2026Updated 3 weeks ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Dec 13, 2019Updated 6 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆19Jan 28, 2022Updated 4 years ago
- Example of an over all attack using DLL_Wrapper.☆11Aug 22, 2017Updated 9 years ago