FPGA 同步FIFO与异步FIFO
☆32Feb 26, 2019Updated 7 years ago
Alternatives and similar repositories for FPGA_SYNC_ASYNC_FIFO
Users that are interested in FPGA_SYNC_ASYNC_FIFO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- 基于USB2.0 的数据采集卡☆21Feb 20, 2019Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Wishbone SATA Controller☆28Jul 9, 2026Updated 2 weeks ago
- 32位单精度浮点数加法器和除法器是用于执行符合IEEE 754标准的浮点数加法、除法运算的数字电路。这样的电路设计在现代计算机系统中扮演着重要角色，特别是在处理需要高精度计算的任务时。这个小项目实现了一个符合IEEE 754 单精度浮点数标准（32 位）的浮点数加法器与除法…☆15Aug 14, 2025Updated 11 months ago
- I2C Bus monitor on Tang-Nano FPGA☆15Feb 21, 2021Updated 5 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆17Aug 3, 2019Updated 6 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- Cheapest UAC2 using STM32F407+USB3300☆22Feb 26, 2025Updated last year
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- ☆16May 1, 2024Updated 2 years ago
- ☆11Feb 19, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Hardware and Software Co-design implementations☆16Dec 5, 2019Updated 6 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- Open Source Windows UAC2 driver☆21Feb 24, 2013Updated 13 years ago
- MPLAB® PowerSmart™ SDK - Digital Control Library Designer Configuration Tool & Code Generator☆13Apr 12, 2021Updated 5 years ago
- FPGA Technology Exchange Group相关文件管理☆68Jan 3, 2026Updated 6 months ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 5 years ago
- Computing calibrated prediction intervals for neural network regressors☆10May 28, 2019Updated 7 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Wishbone interconnect utilities☆45Feb 23, 2026Updated 5 months ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 6 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆467Feb 13, 2026Updated 5 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆45May 2, 2019Updated 7 years ago
- A Global Positioning System (GPS) Disciplined Oscillator (DO)☆16Jan 3, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Generic FIFO implementation with optional FWFT☆63May 27, 2020Updated 6 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- 高性能方程式赛车电池组☆11Jan 7, 2019Updated 7 years ago
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆25Dec 9, 2015Updated 10 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块：UART接收器、UART发送器、UART转AXI4交互式调…☆338Sep 14, 2023Updated 2 years ago
- Digital Multimeter Control USB TCP RS232☆20Feb 23, 2023Updated 3 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago