FPGA 同步FIFO与异步FIFO
☆32Feb 26, 2019Updated 7 years ago
Alternatives and similar repositories for FPGA_SYNC_ASYNC_FIFO
Users that are interested in FPGA_SYNC_ASYNC_FIFO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- 基于FPGA的FFT☆19Feb 18, 2019Updated 7 years ago
- 基于USB2.0 的数据采集卡☆21Feb 20, 2019Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Hardware and Software Co-design implementations☆15Dec 5, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Digital audio equalizer created written in Verilog for Altera DE1 SoC FPGA board.☆12Aug 9, 2019Updated 6 years ago
- USB audio interface,design by STM32 and EP4CE6 FPGA,support DSD☆15Jan 20, 2017Updated 9 years ago
- I2C Bus monitor on Tang-Nano FPGA☆15Feb 21, 2021Updated 5 years ago
- fork from https://gitee.com/crouchggj/STM32F4_USB_SoundCard☆16Aug 3, 2019Updated 6 years ago
- ☆11Feb 19, 2020Updated 6 years ago
- PID controller with FPGA hardware☆21Oct 5, 2019Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- ☆15May 9, 2020Updated 5 years ago
- FPGA based FM radio with traditional IF architecture and digital IQ demodulation☆22Oct 1, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A human detection system is developed on Matlab and FPGA: The 130x66 RGB pixels of static input image was attracted features and classifi…☆12Jan 5, 2023Updated 3 years ago
- Open Source Windows UAC2 driver☆20Feb 24, 2013Updated 13 years ago
- Computing calibrated prediction intervals for neural network regressors☆10May 28, 2019Updated 6 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆68Nov 1, 2018Updated 7 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Wishbone interconnect utilities☆44Feb 23, 2026Updated last month
- Generic FIFO implementation with optional FWFT☆61May 27, 2020Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆442Feb 13, 2026Updated 2 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆45Sep 21, 2022Updated 3 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆44May 2, 2019Updated 6 years ago
- ☆23Oct 1, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Global Positioning System (GPS) Disciplined Oscillator (DO)☆16Jan 3, 2021Updated 5 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last month
- A Python package to interface with a Keithley 2700 multimeter.☆11Aug 2, 2024Updated last year
- Candy size USB to UART bridge.☆18Feb 18, 2021Updated 5 years ago
- Spin-maru: Round Touchpad, Endless Scroll.☆16Apr 28, 2025Updated 11 months ago