DeamonYang / FPGA_SYNC_ASYNC_FIFOLinks
FPGA 同步FIFO与异步FIFO
☆31Updated 6 years ago
Alternatives and similar repositories for FPGA_SYNC_ASYNC_FIFO
Users that are interested in FPGA_SYNC_ASYNC_FIFO are comparing it to the libraries listed below
Sorting:
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- ☆37Updated 10 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆135Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆116Updated 2 years ago
- Cortex M0 based SoC☆75Updated 4 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆139Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速 图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆94Updated 8 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆190Updated 2 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆87Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆37Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆71Updated last year
- SPI Slave for FPGA in Verilog and VHDL☆212Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆109Updated last year
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆252Updated 2 years ago