nhandyal / Verilog-Spectrum-AnalyzerLinks
FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
☆14Updated 13 years ago
Alternatives and similar repositories for Verilog-Spectrum-Analyzer
Users that are interested in Verilog-Spectrum-Analyzer are comparing it to the libraries listed below
Sorting:
- A library of verilog and vhdl modules☆15Updated 7 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Updated 3 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- To design test bench of the APB protocol☆18Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆26Updated last year
- SDRAM controller for MIPSfpga+ system☆24Updated 5 years ago
- Repository containing the DSP gateware cores☆14Updated last month
- Network protocol libraries for VHDL test benches☆13Updated this week
- DDR3 SDRAM controller☆18Updated 11 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆22Updated 2 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Updated 11 years ago
- Reed Solomon Decoder (204,188)☆12Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- UART -> AXI Bridge☆69Updated 4 years ago
- A 10bit SAR ADC in Sky130☆26Updated 3 years ago
- Verilog RTL Design☆46Updated 4 years ago
- Generic AXI master stub☆19Updated 11 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆18Updated 2 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago