nhandyal / Verilog-Spectrum-AnalyzerLinks
FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
☆14Updated 13 years ago
Alternatives and similar repositories for Verilog-Spectrum-Analyzer
Users that are interested in Verilog-Spectrum-Analyzer are comparing it to the libraries listed below
Sorting:
- A library of verilog and vhdl modules☆15Updated 7 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Updated 3 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- To design test bench of the APB protocol☆18Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆25Updated last year
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆14Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 5 years ago
- USB -> AXI Debug Bridge☆40Updated 4 years ago
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- Network protocol libraries for VHDL test benches☆13Updated 6 months ago
- UART -> AXI Bridge☆63Updated 4 years ago
- UART models for cocotb☆32Updated 2 months ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- Verilog RTL Design☆45Updated 4 years ago
- Repository containing the DSP gateware cores☆14Updated this week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last month
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Updated 2 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated last month
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- spi memory controller☆22Updated 8 years ago