nhandyal / Verilog-Spectrum-AnalyzerLinks
FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
☆14Updated 13 years ago
Alternatives and similar repositories for Verilog-Spectrum-Analyzer
Users that are interested in Verilog-Spectrum-Analyzer are comparing it to the libraries listed below
Sorting:
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- VHDL Library for implementing common DSP functionality.☆29Updated 6 years ago
- VHDL PCIe Transceiver☆28Updated 5 years ago
- Various projects of SPI loader module for xilinx fpga☆31Updated 5 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆32Updated last year
- Verilog Repository for GIT☆33Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆29Updated 6 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆28Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- Repository containing the DSP gateware cores☆13Updated this week
- Reusable image processing modules in SystemVerilog☆33Updated 7 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- Time to Digital Converter (TDC)☆31Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)☆21Updated 9 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆25Updated 5 months ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Updated 7 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆62Updated this week
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago