nhandyal / Verilog-Spectrum-AnalyzerLinks
FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
☆14Updated 13 years ago
Alternatives and similar repositories for Verilog-Spectrum-Analyzer
Users that are interested in Verilog-Spectrum-Analyzer are comparing it to the libraries listed below
Sorting:
- A library of verilog and vhdl modules☆15Updated 6 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆28Updated last month
- WISHBONE Interconnect☆11Updated 7 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated last year
- Repository containing the DSP gateware cores☆13Updated 2 weeks ago
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- SDRAM controller for MIPSfpga+ system☆24Updated 4 years ago
- Network protocol libraries for VHDL test benches☆12Updated 4 months ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆14Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Reusable image processing modules in SystemVerilog☆34Updated 8 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- The Repository contains the code of various Digital Circuits☆11Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- This repository is a collection of designs invloving FPGAs and AI technologies.☆14Updated 2 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆59Updated 5 years ago
- Open FPGA Modules☆24Updated 11 months ago
- Generic AXI master stub☆19Updated 11 years ago
- UART models for cocotb☆30Updated 2 weeks ago
- ☆33Updated 2 years ago
- Gaussian noise generator Verilog IP core☆32Updated 2 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago