nhandyal / Verilog-Spectrum-Analyzer
FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
☆14Updated 12 years ago
Related projects ⓘ
Alternatives and complementary repositories for Verilog-Spectrum-Analyzer
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆25Updated last week
- Reusable image processing modules in SystemVerilog☆33Updated 7 years ago
- SDRAM controller for MIPSfpga+ system☆20Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 3 months ago
- HDL components to build a customized Wishbone crossbar switch☆14Updated 5 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- ☆29Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆26Updated 3 years ago
- A library of verilog and vhdl modules☆14Updated 6 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆19Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆29Updated 4 months ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- ☆15Updated 6 years ago
- Sata 2 Host Controller for FPGA implementation☆13Updated 7 years ago
- ☆18Updated 8 years ago
- UART models for cocotb☆23Updated last year
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated last year
- ☆20Updated 3 weeks ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆14Updated 2 years ago
- Verilog RTL Design☆24Updated 3 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆35Updated 3 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆20Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 6 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 3 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆32Updated 4 years ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago