nhandyal / Verilog-Spectrum-AnalyzerLinks
FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.
☆14Updated 12 years ago
Alternatives and similar repositories for Verilog-Spectrum-Analyzer
Users that are interested in Verilog-Spectrum-Analyzer are comparing it to the libraries listed below
Sorting:
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆27Updated 4 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Repository containing the DSP gateware cores☆13Updated last week
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- Peripheral Component Interconnect has taken Express lane long ago, going for xGbps SerDes. Now (for the first time) in opensource on the …☆13Updated 3 weeks ago
- SDRAM controller for MIPSfpga+ system☆23Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 4 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆12Updated 3 years ago
- ☆32Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Updated 6 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆15Updated 3 years ago
- A library of verilog and vhdl modules☆15Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆37Updated 4 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆23Updated 4 months ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Library of reusable VHDL components☆28Updated last year
- ☆14Updated 3 years ago