☆19Mar 6, 2020Updated 6 years ago
Alternatives and similar repositories for ahb_sram_master
Users that are interested in ahb_sram_master are comparing it to the libraries listed below
Sorting:
- ahb scram controller, design and verification☆28Jun 20, 2018Updated 7 years ago
- 基于verilog实现了ISP图像处理IP(Altera EP4CE6)☆22Jul 15, 2022Updated 3 years ago
- ☆25Aug 10, 2023Updated 2 years ago
- 400 nm SiO2 capacitor simulation of interface trap formation with state transitions in Sentaurus TCAD☆14May 26, 2017Updated 8 years ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 9 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Applying various image enhancement algorithms on Night Vision IR images using Xilinx Vivado☆15Oct 27, 2023Updated 2 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆12Feb 15, 2022Updated 4 years ago
- IC Verification & SV Demo☆58Sep 29, 2021Updated 4 years ago
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- ☆10Dec 12, 2020Updated 5 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- Implemented The UART with FIFO☆15Jul 4, 2019Updated 6 years ago
- Fully automatic brain tumor segmentation using the Modified 3DUNet architecture for Brats 2020 Challenge.☆16Jun 29, 2021Updated 4 years ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 6 months ago
- Feature extraction for overall survival prediction in BraTS 2019 challenge☆11Jan 17, 2021Updated 5 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- Hardware and software implementation of Sparsely-active SNNs☆22Updated this week
- OscillatorIMP ecosystem FPGA IP sources☆27Feb 22, 2026Updated 2 weeks ago
- SJTU Computer Architecture(1) Hw☆14Jan 12, 2018Updated 8 years ago
- Unet with Attention☆13Feb 19, 2020Updated 6 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- A Homework for Computer Architecture at SJTU☆14Jan 4, 2020Updated 6 years ago
- ☆17Jul 23, 2018Updated 7 years ago
- Implementation of Canny Edge Detection on Cyclone IV. To run project you need Quartus and ModelSim.☆14Mar 29, 2020Updated 5 years ago
- ☆14Nov 20, 2019Updated 6 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- Try to implement and test CVPR 2019 paper "Res2Net: A New Multi-scale Backbone Architecture" in PyTorch.☆18Jun 7, 2020Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Feb 25, 2019Updated 7 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆191Jul 23, 2018Updated 7 years ago
- ☆23Nov 30, 2018Updated 7 years ago