gillianGan / ahb_sram_masterLinks
☆19Updated 5 years ago
Alternatives and similar repositories for ahb_sram_master
Users that are interested in ahb_sram_master are comparing it to the libraries listed below
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- AMBA bus lecture material☆473Updated 5 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆182Updated 7 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- AXI总线连接器☆105Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆129Updated 7 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆224Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆160Updated 4 years ago
- Radix-4 1024 point fft in verilog☆12Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆67Updated 3 years ago
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- Implementation of CNN using Verilog☆228Updated 8 years ago
- AMBA AXI VIP☆426Updated last year
- Awesome ASIC design verification☆329Updated 3 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆109Updated 10 months ago
- This is the main repository for all the examples for the book Practical UVM☆206Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆282Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆109Updated 7 years ago
- VIP for AXI Protocol☆155Updated 3 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆101Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- UVM examples and projects☆147Updated 4 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆208Updated 2 years ago
- UVM AHB VIP☆87Updated last month