gillianGan / ahb_sram_masterLinks
☆19Updated 5 years ago
Alternatives and similar repositories for ahb_sram_master
Users that are interested in ahb_sram_master are comparing it to the libraries listed below
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- 数字IC秋招项目、手撕代码☆36Updated last year
- IC Verification & SV Demo☆54Updated 3 years ago
- AMBA bus lecture material☆454Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆175Updated 7 years ago
- AXI总线连接器☆103Updated 5 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆122Updated 7 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆211Updated 2 years ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- VIP for AXI Protocol☆142Updated 3 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- AMBA AXI VIP☆413Updated last year
- uvm AXI BFM(bus functional model)☆251Updated 12 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆104Updated 7 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆93Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 7 months ago
- UVM examples and projects☆141Updated last month
- ahb scram controller, design and verification☆27Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆63Updated 2 years ago
- UVM AHB VIP☆86Updated 8 months ago
- Awesome ASIC design verification☆316Updated 3 years ago
- Implementation of CNN using Verilog☆222Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆152Updated 4 years ago