gillianGan / ahb_sram_masterLinks
☆19Updated 5 years ago
Alternatives and similar repositories for ahb_sram_master
Users that are interested in ahb_sram_master are comparing it to the libraries listed below
Sorting:
- IC Verification & SV Demo☆54Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- AXI总线连接器☆97Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- 数字IC秋招项目、手撕代码☆35Updated last year
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆60Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆119Updated 7 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- VIP for AXI Protocol☆136Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆67Updated 5 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆90Updated last year
- ahb scram controller, design and verification☆27Updated 6 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- UVM examples and projects☆137Updated 6 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆103Updated 5 months ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- Radix-4 1024 point fft in verilog☆10Updated 5 years ago
- AXI Interconnect☆49Updated 3 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- UVM AHB VIP☆85Updated 6 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆150Updated 5 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆50Updated 4 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆100Updated 7 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆13Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- ☆36Updated 9 years ago