gillianGan / ahb_sram_masterLinks
☆19Updated 5 years ago
Alternatives and similar repositories for ahb_sram_master
Users that are interested in ahb_sram_master are comparing it to the libraries listed below
Sorting:
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆133Updated 4 years ago
- 数字IC秋招项目、手撕代码☆39Updated last year
- AMBA bus lecture material☆487Updated 5 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆187Updated 7 years ago
- AXI DMA 32 / 64 bits☆122Updated 11 years ago
- IC Verification & SV Demo☆54Updated 4 years ago
- Radix-4 1024 point fft in verilog☆13Updated 5 years ago
- AXI总线连接器☆105Updated 5 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆233Updated 2 years ago
- Implementation of CNN using Verilog☆233Updated 8 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆132Updated 8 years ago
- 我的 数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆105Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆56Updated 4 years ago
- This is the main repository for all the examples for the book Practical UVM☆210Updated 5 years ago
- Awesome ASIC design verification☆334Updated 3 years ago
- uvm AXI BFM(bus functional model)☆263Updated 12 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆113Updated 8 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆209Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- AMBA AXI VIP☆433Updated last year
- Reference examples and short projects using UVM Methodology☆284Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆46Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆70Updated 3 years ago
- VIP for AXI Protocol☆159Updated 3 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆28Updated 3 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆62Updated last year
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆114Updated 11 months ago
- This is for uvm_tb_gen☆49Updated 9 months ago
- UVM examples and projects☆149Updated 5 months ago