freecores / 1000base-xLinks
1000BASE-X IEEE 802.3-2008 Clause 36 - Physical Coding Sublayer (PCS)
☆22Updated 11 years ago
Alternatives and similar repositories for 1000base-x
Users that are interested in 1000base-x are comparing it to the libraries listed below
Sorting:
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- An Ethernet MAC conforming to IEEE 802.3☆22Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- ☆60Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- UART models for cocotb☆30Updated last month
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- RISC-V Nox core☆68Updated 2 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Updated 9 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- A simple DDR3 memory controller☆60Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆121Updated last week
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆113Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- Open FPGA Modules☆24Updated last year
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Extended and external tests for Verilator testing☆16Updated last month
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- RTL implementation of the ethernet physical layer PCS for 10GBASE-R and 40GBASE-R.☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago