Alternatives and similar repositories for fpga_cyclone4

Users that are interested in fpga_cyclone4 are comparing it to the libraries listed below

• MongooseOrion / Multi_Channel_Image_Splicing
  This repository is used to store RTL code for combining a single video source from multiple video sources.
  ☆17Updated last year
• lulinchen / face_detect_open
  A Voila-Jones face detector hardware implementation
  ☆33Updated 7 years ago
• edwardclin2003 / LowPassFilterImageFPGA
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Updated 10 years ago
• For-up / SEA-S7Guess
  SEA-S7_gesture recognition
  ☆17Updated 5 years ago
• xycfwrj / zynq_axi_ddr_barebone
  minimal code to access ps DDR from PL
  ☆21Updated 6 years ago
• Elrori / OV_camera_on_FPGA
  OV7670 (Verilog HDL)Drive for FPGA
  ☆18Updated 6 years ago
• bxinquan / zynqmp_cam_isp_demo_linux
  zynqmp_cam_isp_demo linux软件项目
  ☆21Updated 3 years ago
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆48Updated 4 years ago
• fengyulin1996 / Verilog-DSP
  FIR，FFT based on Verilog
  ☆13Updated 8 years ago
• yedk / arm_cortex_m0_xillinx
  基于arm cortex-m0内核的xillinx fpga sopc工程项目
  ☆13Updated 6 years ago
• VideoGPU / FMC_MIPI
  FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface
  ☆19Updated 2 years ago
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆30Updated 4 years ago
• C-L-G / video_timing_generator
  标准视频时序生成器
  ☆10Updated 5 years ago
• sh-vlad / FPGA_rtime_HDR_video
  We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.
  ☆31Updated 6 years ago
• maxs-well / FIR_Implementation
  FIR filter implementation
  ☆29Updated 5 years ago
• BrianHGinc / Verilog-Floating-Point-Clock-Divider
  Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…
  ☆21Updated 10 months ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆29Updated 2 years ago
• suisuisi / jtag
  fpga jtag hardware
  ☆26Updated 2 years ago
• dineshannayya / usb1_host
  USB1.1 Host Controller + PHY
  ☆15Updated 4 years ago
• CospanDesign / verilog_ppfifo_demo
  Simple demo showing how to use the ping pong FIFO
  ☆16Updated 9 years ago
• shalan / QSPI_XIP_CTRL_DMC
  Quad SPI Flash XIP Controller with a direct mapped cache
  ☆12Updated 5 years ago
• ATaylorCEngFIET / SP701_Imaging_Vivado
  Vivado project for the SP701 Imaging application project
  ☆13Updated 5 years ago
• analogdevicesinc / testbenches
  Testbenches for HDL projects
  ☆22Updated 2 weeks ago
• freecores / usb_phy
  USB 1.1 PHY
  ☆11Updated 11 years ago
• redchenjs / wujian100_open
  平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）
  ☆22Updated 2 years ago
• DOUDIU / AXIS-AXI4-AXIS
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆12Updated last year
• txzing / modbus_crc_verilog
  FPGA纯逻辑实现modbus通信
  ☆22Updated 3 years ago
• baochuquan / RISCV-MMU
  ☆14Updated 8 years ago
• maxs-well / ad7606-driver-verilog
  AD7606 driver verilog
  ☆44Updated 6 years ago
• srimanthtenneti / SOC-Design-ARM-M0
  This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.
  ☆12Updated 2 years ago