ctuning / ck-request-asplos18-resnet-tvm-fpga
CK workflow, portable packages and other artifacts for the ReQuEST-ASPLOS'18 submission:
☆12Updated 6 years ago
Alternatives and similar repositories for ck-request-asplos18-resnet-tvm-fpga:
Users that are interested in ck-request-asplos18-resnet-tvm-fpga are comparing it to the libraries listed below
- Aiming at an AI Chip based on RISC-V and NVDLA.☆20Updated 7 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- ☆19Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 2 months ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- This is an open CNN accelerator for everyone to use☆14Updated 5 years ago
- ☆23Updated 3 years ago
- ☆35Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆31Updated 5 years ago
- OpenDLA for trying the demo and FPGA solution☆16Updated 2 years ago
- ☆16Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆46Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 8 years ago
- ☆44Updated 5 years ago
- ☆70Updated 5 years ago
- ☆30Updated last month
- ☆35Updated 4 years ago
- MAERI public release☆31Updated 3 years ago
- A repository containing homework labs for CSE548☆40Updated 7 years ago
- Caffe to VHDL☆67Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 months ago