A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board
☆34Dec 6, 2021Updated 4 years ago
Alternatives and similar repositories for DUAL-OV5640-for-GOWIN
Users that are interested in DUAL-OV5640-for-GOWIN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 【例程】国产高云FPGA 开发板及其工程☆56Sep 23, 2026Updated last month
- ☆31Jan 23, 2021Updated 5 years ago
- A novel architectural design for stitching video streams in real-time on an FPGA.☆134Oct 25, 2021Updated 5 years ago
- 使用国产FPGA厂商安路公司的开发板做的一款基于FPGA的智能导盲杖系统。利用百度LBS开放平台做到自主导航,与Arduino互联实现PID算法,摄像头识别红绿灯,超声波自主避障,语音识别,一键拨打紧急联系人等等☆34Nov 28, 2019Updated 6 years ago
- GoAI 2.0 Public Repository☆28Apr 11, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- TangPrimer-20K-example project☆253Jun 6, 2026Updated 4 months ago
- upgrade to e203 (a risc-v core)☆46Aug 9, 2020Updated 6 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆30Aug 17, 2021Updated 5 years ago
- High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC☆14Jul 15, 2016Updated 10 years ago
- Learn Verilog☆37Apr 27, 2025Updated last year
- Embedded 32-bit RISC uProcessor with SDRAM Controller☆26Sep 2, 2021Updated 5 years ago
- ☆11Apr 13, 2022Updated 4 years ago
- ☆40Jul 29, 2020Updated 6 years ago
- MIPI CSI-2 + MIPI CCS Demo☆84May 27, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆21Nov 17, 2021Updated 4 years ago
- TFT Clock by Gowin FPGA | 华中科技大学电信学院硬件课设基于国产高云FPGA的多功能TFT屏数字钟☆10Jun 14, 2023Updated 3 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆11Jun 7, 2020Updated 6 years ago
- Firmware to drive Cypress CX3 camera controller☆26Mar 7, 2017Updated 9 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆77Jul 25, 2023Updated 3 years ago
- Flappy Bird on Verilog☆15Jun 6, 2023Updated 3 years ago
- SDR design based on the AT86RF215 transceiver with IQ LVDS / FPGA DDR (dual-data-rate) interface☆26Jul 27, 2022Updated 4 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆56Aug 26, 2024Updated 2 years ago
- ☆28Mar 29, 2018Updated 8 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 使用verilog编写sdram控制器☆13Jun 22, 2019Updated 7 years ago
- 16-channel 125MS/s 16bit DAC in FMC form factor.☆19Jun 19, 2024Updated 2 years ago
- Multi-Technology RAM with AHB3Lite interface☆27May 10, 2024Updated 2 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆23Jul 30, 2021Updated 5 years ago
- ST DFU FirmwareUpateTools☆16Mar 2, 2018Updated 8 years ago
- STM32F103+DHT11模块+DS18B20模块 显示实时温湿度并高温高湿报警☆10Apr 25, 2021Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆71Dec 11, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- pfstools for HDR images☆13Jun 6, 2017Updated 9 years ago
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 3 years ago
- JPEG Encoder for Cortex-M☆14Sep 2, 2016Updated 10 years ago
- Verilog Implementation of Otsu's algorithm☆14Jan 18, 2020Updated 6 years ago
- ☆21May 12, 2022Updated 4 years ago
- 物联网工程毕业设计-智能家居项目程序源码☆11Nov 4, 2019Updated 6 years ago
- Human detection with HOG + SVM in MATLAB and Verilog, accelerated on a DE2-115 FPGA (0.757 ms, 54x faster than MATLAB)☆12Oct 16, 2026Updated 2 weeks ago