ganyunhan / DUAL-OV5640-for-GOWINLinks
A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board
☆33Updated 4 years ago
Alternatives and similar repositories for DUAL-OV5640-for-GOWIN
Users that are interested in DUAL-OV5640-for-GOWIN are comparing it to the libraries listed below
Sorting:
- FPGA Technology Exchange Group相关文件管理☆55Updated last month
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆41Updated last year
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆95Updated 8 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆78Updated 4 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆29Updated 3 weeks ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆141Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆81Updated last year
- Cortex M0 based SoC☆75Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- FPGA implementation of pose detection with Kalman filter. (verilog)☆37Updated 3 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆36Updated 8 years ago
- FFT implement by verilog_测试验证已通过☆59Updated 9 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆37Updated last year
- kintex7 ov13850 fpga mipi camera☆20Updated 3 weeks ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- ☆64Updated 11 months ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆50Updated 5 years ago
- 基于FPGA的FFT☆19Updated 6 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆88Updated 2 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆197Updated 2 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆279Updated 2 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆116Updated last year
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆60Updated 3 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆79Updated 4 years ago
- Vivado诸多IP,包括图像处理等☆234Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆83Updated 9 months ago
- Peripheral Interface of FPGA☆41Updated 4 years ago