实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
☆34Mar 10, 2024Updated 2 years ago
Alternatives and similar repositories for OpenMIPS
Users that are interested in OpenMIPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于龙芯FPGA开发板的计算机综合系统实验☆26Dec 16, 2018Updated 7 years ago
- TJ 计算机系统实验: 89条指令CPU☆12Nov 11, 2024Updated last year
- 實作《自己動手寫CPU》書上的程式碼☆69Sep 16, 2018Updated 7 years ago
- 本项目是同济大学人工智能课程的第三次大作业——子句归结问题，内含工程文件与报告。必须要说明的是，我上传这次作业的主要目的是抛砖引玉，以期学弟学妹在做作业的过程中少走弯路，报告内容也仅供参考，切勿全局抄袭，否则后果自负。如果认为这个工程有帮助的话，希望各位能给我点一个star…☆10Jul 16, 2020Updated 5 years ago
- 简单改造了自己动手实现CPU的代码☆10Apr 23, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- upgrade to e203 (a risc-v core)☆46Aug 9, 2020Updated 5 years ago
- ☆25Jan 22, 2021Updated 5 years ago
- 同济2022抗击疫情实录。☆34Apr 27, 2022Updated 4 years ago
- This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.☆59Dec 13, 2020Updated 5 years ago
- 高级语言程序设计课程用机器人☆19Oct 6, 2021Updated 4 years ago
- fpga based nes box☆34Nov 9, 2021Updated 4 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆120Jul 12, 2020Updated 5 years ago
- 同济助手Chrome插件，能自动登录同济的各种网站，还有邮箱登录、选课辅助、评教辅助、电费提醒等功能(⊙v⊙)~ 另，开发者已经毕业了正在考虑传承问题，优先考虑19、20级能理解项目绝大部分代码的同学，可通过z@zhouii.com联系我☆225Jul 12, 2021Updated 4 years ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆85Jun 5, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 同济大学CS《计算机系统实验》实验二TongJi University CS computer system experiment assignment 2《自己动手写 CPU》SOPC实现与操作系统移植☆30Jun 3, 2023Updated 3 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆16Oct 11, 2018Updated 7 years ago
- ☆22Jul 3, 2025Updated last year
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆210Mar 2, 2022Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This project aims at developing working kernels for Amazfit watches☆11Nov 20, 2019Updated 6 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- GNU toolchain for PULP and RISC-V☆14Mar 15, 2025Updated last year
- ☆10Dec 15, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.☆10Mar 20, 2021Updated 5 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆11May 15, 2022Updated 4 years ago
- This is Max's blog, something interesting in it.☆13Jan 1, 2023Updated 3 years ago
- 2017秋季学期计组实验，含54条单周期CPU☆28Dec 3, 2018Updated 7 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 7 months ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆14Aug 1, 2023Updated 2 years ago
- 分享收集的在算法竞赛、数据结构方面的课件、论文、书籍、OJ网站、习题。☆14May 21, 2020Updated 6 years ago
- simple RISC-V 64bit emulator, which can boot linux kernel.☆12Oct 16, 2023Updated 2 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Datasheets of Ingenic SoCs. Distribute as you want!☆26Sep 16, 2024Updated last year
- 《自己动手写CPU》一书附带的文件☆87Mar 1, 2018Updated 8 years ago
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆61Jul 29, 2015Updated 10 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆22Apr 16, 2025Updated last year
- 本项目总结了笔者大学实习和暑期夏令营二十余场面试的经验，旨在指导如何从零开始准备自己的简历、实习和夏令营面试笔试。☆146May 11, 2021Updated 5 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆26Jun 30, 2025Updated last year