实现一个基础但功能完善的计算机系统,根据《自己动手写ＣＰＵ》实现，开发板为Nexys4 DDR
☆34Mar 10, 2024Updated 2 years ago
Alternatives and similar repositories for OpenMIPS
Users that are interested in OpenMIPS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于龙芯FPGA开发板的计算机综合系统实验☆26Dec 16, 2018Updated 7 years ago
- 简单改造了自己动手实现CPU的代码☆10Apr 23, 2021Updated 4 years ago
- upgrade to e203 (a risc-v core)☆46Aug 9, 2020Updated 5 years ago
- ☆25Jan 22, 2021Updated 5 years ago
- 同济2022抗击疫情实录。☆35Apr 27, 2022Updated 3 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.☆60Dec 13, 2020Updated 5 years ago
- 高级语言程序设计课程用机器人☆19Oct 6, 2021Updated 4 years ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆119Jul 12, 2020Updated 5 years ago
- ☆15Jun 4, 2024Updated last year
- 同济助手Chrome插件，能自动登录同济的各种网站，还有邮箱登录、选课辅助、评教辅助、电费提醒等功能(⊙v⊙)~ 另，开发者已经毕业了正在考虑传承问题，优先考虑19、20级能理解项目绝大部分代码的同学，可通过z@zhouii.com联系我☆225Jul 12, 2021Updated 4 years ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆83Jun 5, 2019Updated 6 years ago
- FPGA controller for SSD1306 OLED module on SPI. Optimised for GOWIN FPGA☆15Oct 11, 2018Updated 7 years ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆209Mar 2, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The classifier of Superpower(from Tongji University) used in Robomaster2019. 19k FPS on NUC.☆11Sep 20, 2020Updated 5 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This project aims at developing working kernels for Amazfit watches☆10Nov 20, 2019Updated 6 years ago
- The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction…☆12Dec 12, 2019Updated 6 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 3 years ago
- GNU toolchain for PULP and RISC-V☆13Mar 15, 2025Updated last year
- ☆10Dec 15, 2023Updated 2 years ago
- Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.☆10Mar 20, 2021Updated 5 years ago
- 2017秋季学期计组实验，含54条单周期CPU☆27Dec 3, 2018Updated 7 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- 32-bit RISC-V (RV32I) port for MIT xv6 teaching operating system☆11Oct 9, 2021Updated 4 years ago
- 同济大学计算机科学与技术、信息安全专业课程资源共享仓库。含部分科目介绍、报告模板、实验工具等内容。期待更多课程加入……☆404Mar 7, 2026Updated 2 weeks ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆13Aug 1, 2023Updated 2 years ago
- Datasheets of Ingenic SoCs. Distribute as you want!☆22Sep 16, 2024Updated last year
- simple RISC-V 64bit emulator, which can boot linux kernel.☆11Oct 16, 2023Updated 2 years ago
- 一个JPEG有损图像压缩编码器☆13May 22, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- 《自己动手写CPU》一书附带的文件☆87Mar 1, 2018Updated 8 years ago
- 本项目总结了笔者大学实习和暑期夏令营二十余场面试的经验，旨在指导如何从零开始准备自己的简历、实习和夏令营面试笔试。☆140May 11, 2021Updated 4 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- A 32-bit MIPS processor which aims for conformance to the MIPS32 Release 1 ISA. This is a bare-metal CPU with no virtual memory. (Old Uni…☆61Jul 29, 2015Updated 10 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆19Apr 16, 2025Updated 11 months ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆22Jun 30, 2025Updated 8 months ago
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year