mbits-mirafra / i3c_avipView external linksLinks
Verification IP project for I3C protocol
☆24Updated this week
Alternatives and similar repositories for i3c_avip
Users that are interested in i3c_avip are comparing it to the libraries listed below
Sorting:
- ☆17Jun 2, 2025Updated 8 months ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆19Jan 30, 2020Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆133May 8, 2020Updated 5 years ago
- Structured UVM Course☆58Jan 4, 2024Updated 2 years ago
- This course walks you through the Linux OS commands and usage.☆19Sep 26, 2022Updated 3 years ago
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 2 years ago
- ☆40Jan 23, 2026Updated 3 weeks ago
- This is a detailed SystemVerilog course☆137Mar 4, 2025Updated 11 months ago
- ☆44Updated this week
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆12Apr 1, 2025Updated 10 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Dec 27, 2022Updated 3 years ago
- DOULOS Easier UVM Code Generator☆39May 6, 2017Updated 8 years ago
- An Alexa Skill Sample for building a skill that can take a user through a decision tree, like "What should I eat for breakfast?"☆12Jan 23, 2018Updated 8 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Feb 9, 2026Updated last week
- ESPTool for Node.js, based on esptool.py☆10Aug 12, 2015Updated 10 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Jan 14, 2024Updated 2 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Aug 26, 2024Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆40Jun 19, 2024Updated last year
- Create random planar graphs, suitable as input to graphviz neato.☆11Apr 18, 2014Updated 11 years ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 3 years ago
- PCB libraries and templates for rocket-chip based FPGA/ASIC designs☆15Feb 6, 2025Updated last year
- Tinker is a parallel-by-default File/Directory Management System with additional interface to NLP and ML libraries☆10Jul 21, 2017Updated 8 years ago
- FSM (Finite State Machine) tools for Verilog HDL.☆13Dec 19, 2022Updated 3 years ago
- ☆10Sep 5, 2023Updated 2 years ago
- ECG signal processing including filtering of random noise and system noise, correction of baseline, and QRS wave detection.☆13Jul 21, 2018Updated 7 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 2 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Aug 22, 2021Updated 4 years ago
- acp was a fork of the vim plugin autocomplpop (2.14.1) - I've switched to a new neovim setup and no longer maintain this☆11Feb 5, 2013Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Plot your data from Arduino on your phone with phyphox app☆10Jan 26, 2020Updated 6 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago