Verification IP project for I3C protocol
☆25Feb 13, 2026Updated last month
Alternatives and similar repositories for i3c_avip
Users that are interested in i3c_avip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132May 8, 2020Updated 5 years ago
- ☆18Jun 2, 2025Updated 9 months ago
- This course walks you through the Linux OS commands and usage.☆20Sep 26, 2022Updated 3 years ago
- Development of AXI4 Accelerated VIP☆32Apr 3, 2023Updated 2 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Structured UVM Course☆69Jan 4, 2024Updated 2 years ago
- ☆46Jan 23, 2026Updated 2 months ago
- This is a detailed SystemVerilog course☆144Mar 4, 2025Updated last year
- Built a test environment using UVM Methodology to verify APB Protocol.☆15Feb 6, 2019Updated 7 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆21Jul 7, 2024Updated last year
- ☆46Updated this week
- ☆16Jan 12, 2021Updated 5 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- ☆16Jan 7, 2023Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆10Jan 14, 2024Updated 2 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- Customized vim and neovim color scheme inspired from lucario with darkblue elements☆11Jun 25, 2018Updated 7 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Verification IP for AMBA APB Protocol☆35Nov 7, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- ☆13Apr 24, 2022Updated 3 years ago
- Custom ASIC Design for SHA-256☆14Nov 22, 2025Updated 4 months ago
- ☆49Nov 3, 2023Updated 2 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- Hardware Description Language Translator☆17Feb 28, 2026Updated last month
- Learn and build GPU RTL from scratch☆20Aug 1, 2025Updated 7 months ago
- End-to-End Open-Source I2C GPIO Expander☆36Mar 22, 2026Updated last week
- General Purpose I/O agent written in UVM☆18Jun 29, 2017Updated 8 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆16Aug 18, 2022Updated 3 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- Custom YOLOv4 for apple recognition (clean/damaged) on Alveo U280 accelerator card using Vitis AI framework.☆15Nov 1, 2021Updated 4 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 6 years ago
- 從 C 語言到 RISCV 處理器☆24Jan 18, 2019Updated 7 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 4 years ago