mbits-mirafra / i3c_avipLinks
Verification IP project for I3C protocol
☆19Updated 5 months ago
Alternatives and similar repositories for i3c_avip
Users that are interested in i3c_avip are comparing it to the libraries listed below
Sorting:
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated 3 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 3 weeks ago
- Open Source PHY v2☆29Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated last year
- Testbenches for HDL projects☆20Updated this week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Updated last year
- ☆21Updated 5 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆20Updated 2 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Structured UVM Course☆47Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- ☆40Updated last year
- A Verilog AMBA AHB Multilayer interconnect generator☆12Updated 8 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago