Alternatives and similar repositories for batchRun

Users that are interested in batchRun are comparing it to the libraries listed below

• liyanqing1987 / lsfMonitor
  A toop for LSF data-collection, data-analysis and information display.
  ☆57Updated 3 weeks ago
• liyanqing1987 / libView
  libView is a GUI tool for library file cell information view and comparison.
  ☆26Updated 2 years ago
• bytedance / ic_flow_platform
  IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …
  ☆192Updated last week
• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆84Updated 5 months ago
• limerainne / Dockerize-EDA
  [WIP] Dockerize Synopsys/Cadence EDA tools
  ☆96Updated 6 years ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆148Updated 11 months ago
• jmcneal / verilog-support
  Edit SystemVerilog files (and UVM files) in Vim/gVim
  ☆30Updated last year
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆110Updated 2 years ago
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆29Updated 3 years ago
• SystemRDL / PeakRDL-uvm
  Generate UVM register model from compiled SystemRDL input
  ☆60Updated 2 months ago
• zhuzhzh / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆25Updated 3 years ago
• zhajio1988 / YASA
  Yet Another Simulation Architecture
  ☆79Updated 5 years ago
• pulp-platform / common_verification
  SystemVerilog modules and classes commonly used for verification
  ☆57Updated last month
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆259Updated 11 months ago
• bojackchen / digital-flow
  This is a tutorial on standard digital design flow
  ☆83Updated 4 years ago
• zhouchuanrui / JSONinSV
  JSON lib in Systemverilog
  ☆44Updated 3 years ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆87Updated 4 years ago
• hellovimo / uvm_testbench_gen
  Novel GUI Based UVM Testbench Template Builder
  ☆149Updated 4 years ago
• yellekelyk / PyVerilog
  Python-based Verilog Parser (currently Netlist only)
  ☆54Updated 8 years ago
• thinkoco / systemverilog-python
  Systemverilog DPI-C call Python function
  ☆27Updated 4 years ago
• nachumk / systemverilog.vim
  SystemVerilog vim scripts
  ☆70Updated 3 years ago
• funningboy / vim
  UVM/systemverilog/verilog/python VIM IDE
  ☆16Updated 12 years ago
• jiacaiyuan / uvm-generator
  UVM Auto Generate ; Verify Project Build; Verilog Instance
  ☆35Updated 5 years ago
• designsolver / ahb3_uvm_tb
  AMBA 3 AHB UVM TB
  ☆35Updated 6 years ago
• accellera / uvm
  ☆60Updated 9 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated 2 years ago
• amiq-consulting / yamm
  YAMM package repository
  ☆32Updated 2 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated last year
• zhajio1988 / my_vimrc
  Jude's vimrc for DV work(fine tuning for SV/UVM)
  ☆20Updated last year
• systemc / uvmc
  Connecting SystemC with SystemVerilog
  ☆42Updated 13 years ago