bytedance / batchRun
batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.
☆14Updated this week
Related projects ⓘ
Alternatives and complementary repositories for batchRun
- A toop for LSF data-collection, data-analysis and information display.☆37Updated this week
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆162Updated this week
- Download proccedings from DVCon☆21Updated 3 years ago
- Jude's vimrc for DV work(fine tuning for SV/UVM)☆17Updated 8 months ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆26Updated 8 months ago
- verilog filetype plugin to enable emacs verilog-mode autos☆22Updated 2 years ago
- make your verilog DUT test more smart☆21Updated 8 years ago
- UVM interactive debug library☆32Updated 7 years ago
- UVM register utility generation by inputting xls table☆34Updated last year
- JSON lib in Systemverilog☆42Updated 2 years ago
- YAMM package repository☆25Updated last year
- Generate UVM register model from compiled SystemRDL input☆51Updated 2 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆87Updated last year
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆30Updated 4 years ago
- libView is a GUI tool for library file cell information view and comparison.☆22Updated last year
- Simple template-based UVM code generator☆20Updated last year
- Yet Another Simulation Architecture☆73Updated 4 years ago
- Useful UVM extensions☆20Updated 4 months ago
- A collection of license features from a varity of EDA vendors☆46Updated last year
- amba3 apb/axi vip☆45Updated 9 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- Customized UVM Report Server☆35Updated 4 years ago
- uvm auto generator☆22Updated 6 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆54Updated 3 years ago
- ☆13Updated last year
- UVM Generator☆43Updated 6 months ago
- UVM/systemverilog/verilog/python VIM IDE☆14Updated 11 years ago
- svlib from http://www.verilab.com/resources/svlib/☆20Updated 4 years ago
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆73Updated 3 years ago
- UVM verification kits which uses YASA as simulation script☆13Updated 4 years ago