batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.
☆28Aug 25, 2026Updated 2 months ago
Alternatives and similar repositories for batchRun
Users that are interested in batchRun are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- licenseMonitor is used to check instant EDA license information.☆29Aug 11, 2025Updated last year
- A toop for LSF data-collection, data-analysis and information display.☆67Oct 15, 2026Updated 2 weeks ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- DVSim is a build and run system written in Python that runs a variety of EDA tool flows☆16Updated this week
- A toop for openlava data-collection, data-analysis and information display.☆19Jul 17, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- YAMM package repository☆35Mar 20, 2023Updated 3 years ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- Main repo for Go2UVM source code, examples and apps☆21Mar 31, 2023Updated 3 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 10 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- ☆16Jul 15, 2025Updated last year
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆47Oct 25, 2026Updated last week
- IBM LSF manual translation and practical experience☆31Jul 20, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A free and open-source workload scheduler which supports diverse high-performance computing and analytical applications.☆74Updated this week
- ☆15May 10, 2019Updated 7 years ago
- ☆24May 22, 2026Updated 5 months ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- Download proccedings from DVCon☆24Mar 29, 2026Updated 7 months ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- Open-source, license-free MCP server for RTL waveform debug: reads FST waveforms (VCD/FSDB auto-convert) plus a SystemVerilog netlist, wi…☆262Oct 23, 2026Updated last week
- Siemens/Mentor EDA software license generate and patch tool☆62Jun 13, 2026Updated 4 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- This repo contains the source code and pretrained model for the paper "Semi-Supervised Hotspot Detection with Self-Paced Multi-Task Lear…☆16Oct 18, 2018Updated 8 years ago
- UVM register utility generation by inputting xls table☆39Aug 22, 2023Updated 3 years ago
- ☆20Dec 15, 2022Updated 3 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Apr 18, 2026Updated 6 months ago
- libView is a GUI tool for library file cell information view and comparison.☆27Jul 24, 2023Updated 3 years ago
- UVM interactive debug library☆34Feb 28, 2026Updated 8 months ago
- AMC: Asynchronous Memory Compiler☆56Jun 29, 2020Updated 6 years ago
- xverif is a local toolkit for chip-verification debug agents. It contains deterministic tools for design and waveform debug, coverage, bi…☆113Oct 21, 2026Updated last week
- Nginx Miner pool Reverse Proxy TLS https://ethereum.org/☆11Dec 17, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- xspcomm encapsulates the DPI-based digital circuit and provides various high-level language operation interfaces.☆10Oct 24, 2026Updated last week
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Scripts for XiangShan☆18Updated this week
- Example of how to use UVM with Verilator☆50Apr 20, 2026Updated 6 months ago
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆151Jan 23, 2024Updated 2 years ago
- C# and Python code examples to interact with the McsUsbNet.dll☆10Mar 3, 2026Updated 7 months ago