Alternatives and similar repositories for metahdl

Users that are interested in metahdl are comparing it to the libraries listed below

• t-crest / reconfig
  Hardware and script files related to dynamic partial reconfiguration
  ☆9Updated 7 years ago
• khoapham / bitman
  ☆24Updated 5 years ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆54Updated 5 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆40Updated 9 years ago
• ashleyjr / Verilog
  ☆10Updated 6 years ago
• jerry-D / SYMPL-GP-GPU-Compute-Engines
  Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…
  ☆22Updated 6 years ago
• pliu6 / vhd2vl
  vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.
  ☆26Updated 9 years ago
• FPGA-Research / zynq-ultrascale-readback-capture
  This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…
  ☆16Updated 5 years ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 9 years ago
• casalebrunet / pynq_dma
  PYNQ DMA benchmark project
  ☆12Updated 8 years ago
• PyHDI / ipgen
  IP-core package generator for AXI4/Avalon
  ☆22Updated 6 years ago
• EPiCS / reconos
  ReconOS operating system version 3
  ☆15Updated 8 years ago
• AmiArnab / Synopsys
  Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler
  ☆10Updated 7 years ago
• balanx / vbpp
  Verilog PreProcessor.
  ☆10Updated 9 years ago
• jkorinth / chisel-packaging
  IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.
  ☆11Updated 6 years ago
• EliasVansteenkiste / FPGA-CAD-Framework
  A Java framework focused on rapid prototyping of new CAD algorithms for FPGA compilation.
  ☆25Updated 5 years ago
• riscveval / Rocket-Chip
  ☆23Updated 7 years ago
• YosysHQ / yosys-tests
  Collection of test cases for Yosys
  ☆18Updated 3 years ago
• RSPwFPGAs / qemu-hdl-cosim
  VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs
  ☆48Updated 4 years ago
• hukenovs / tcl_for_fpga
  TCL scripts for FPGA (Xilinx)
  ☆33Updated 3 years ago
• parimalp / Advanced-Embedded-System-Design-Flow-on-Zynq
  ☆18Updated 7 years ago
• systemc / systemc-2.2.0
  This repository contains various patches to the OSCI systemc distribution to make it possible to compile the sources with latest GCC vers…
  ☆23Updated 14 years ago
• zhouzaixin / arm_soc
  ☆14Updated 6 years ago
• uve-project / uve
  Unified Verification Environment
  ☆17Updated 8 years ago
• ucb-bar / midas-examples
  Simple MIDAS Examples
  ☆12Updated 6 years ago
• nakultirumalai / VLSIPlacement
  Code for new techniques of VLSI placement
  ☆13Updated 11 years ago
• cambridgehackers / open-src-cvc
  Mirror of tachyon-da cvc Verilog simulator
  ☆47Updated 2 years ago
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆32Updated last year
• ZipCPU / axidmacheck
  AXI DMA Check: A utility to measure DMA speeds in simulation
  ☆15Updated 5 months ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago