liyanqing1987 / openlavaMonitor

Related projects: ⓘ

• liyanqing1987 / lsfMonitor
  A toop for LSF data-collection, data-analysis and information display.
  ☆34Updated last week
• bytedance / batchRun
  batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.
  ☆13Updated 3 weeks ago
• liyanqing1987 / libView
  libView is a GUI tool for library file cell information view and comparison.
  ☆21Updated last year
• liyanqing1987 / libertyParser
  liberty parser (For parsing IC timing lib file)
  ☆43Updated last year
• cdsdm / cdsdm
  Cadence Virtuoso Design Management System
  ☆32Updated last year
• x-epic / EpicSim
  EpicSim Project
  ☆70Updated 3 years ago
• skuep / GDS3D
  Fork from https://sourceforge.net/projects/gds3d
  ☆65Updated 3 months ago
• klayoutmatthias / dump_oas_gds2
  An OASIS and GDS2 (chip layout format) binary dump tool for debugging
  ☆37Updated 6 years ago
• jefftrull / EDASkel
  A skeleton EDA App in C++, featuring design data parsers (using Boost.Spirit), a basic GUI with Qt, a Tcl shell (with non-polling integra…
  ☆38Updated 4 years ago
• aolofsson / POSH
  ☆37Updated 4 years ago
• limerainne / Dockerize-EDA
  [WIP] Dockerize Synopsys/Cadence EDA tools
  ☆80Updated 5 years ago
• unnir / CadenceSKILL-Python
  Inter Process Communication (IPC) between Python and Cadence Virtuoso
  ☆74Updated 7 years ago
• bytedance / ic_flow_platform
  IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …
  ☆159Updated 2 weeks ago
• OpenTimer / Parser-SPEF
  A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).
  ☆50Updated 2 years ago
• ucdrstdenis / cdsAsync
  cdsAsync: An Asynchronous VLSI Toolset & Schematic Library
  ☆25Updated 5 years ago
• EDDRSoftware / gdsFileParser
  This library is a low level parser for the GDSII file format.
  ☆28Updated 7 years ago
• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆45Updated last year
• jimmysitu / vtags
  Verdi like, verilog code signal trace and show hierarchy script
  ☆19Updated 4 years ago
• cdsgit / cdsgit
  Cadence Virtuoso Git Integration written in SKILL++
  ☆146Updated 2 years ago
• cascode-labs / virtue
  A Python and SKILL Framework for Cadence Virtuoso
  ☆32Updated 6 months ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆44Updated 4 years ago
• jimwang99 / parser-for-chip-design
  A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
  ☆27Updated 9 years ago
• ebecheto / Skill
  my cadence/virtuoso/icfb skill functions develloped over the years
  ☆113Updated 3 weeks ago
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated last year
• OpenTimer / Parser-Verilog
  A Standalone Structural Verilog Parser
  ☆79Updated 2 years ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆31Updated last year
• purdue-onchip / gds2Para
  GDSII File Parsing, IC Layout Analysis, and Parameter Extraction
  ☆110Updated last year
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆49Updated 10 months ago
• ananthchellappa / SKILL
  Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.
  ☆36Updated 5 months ago
• chenfengrugao / nlviewer
  ☆28Updated this week