SystemVerilog、Verilog、UVM
☆16Jun 23, 2020Updated 6 years ago
Alternatives and similar repositories for ExamplesCode
Users that are interested in ExamplesCode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆14Apr 23, 2017Updated 9 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- This repo is for synopsys icc2 flow for skywater 130nm PDK☆15Feb 7, 2023Updated 3 years ago
- ☆12May 31, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 weeks ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- UVM examples☆14May 1, 2015Updated 11 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆20Nov 23, 2023Updated 2 years ago
- ☆22May 18, 2018Updated 8 years ago
- 28个ChatGPT使用技巧，完整中文教程带你从入门到精通☆17Jun 6, 2024Updated 2 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆33Jul 4, 2024Updated 2 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- 一个免费 WiFi 热点程序。☆26Feb 13, 2019Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The source code of blog☆14Dec 12, 2021Updated 4 years ago
- PyQt5快速开发与实战 pdf 源码☆28Mar 26, 2019Updated 7 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 6 years ago
- Arm System Architecture: Architecture Compliance Suite☆18Jul 13, 2026Updated last week
- PCI_Express总线经典书籍☆27May 13, 2022Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- PTPv2 hardware engine design for 10G Ethernet, described in Verilog HDL☆19May 27, 2025Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 7 months ago
- Cocotb AHB Extension - AHB VIP☆25Dec 12, 2025Updated 7 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- A set of tools that automate the execution of scarab simulations☆19Updated this week
- 面向 AI 编程 Agent 的开源形式验证技能库，聚焦 FPV、SVA、证明优化、TCL 脚本与可扩展的形式验证工作流。Open-source formal verification skills for AI coding agents, focused on FPV,…☆21Updated this week
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 3 years ago
- ☆51Nov 3, 2023Updated 2 years ago
- ☆22Oct 16, 2018Updated 7 years ago
- Synopsys License patcher☆45Sep 12, 2024Updated last year
- Source for openrisc.io☆13Jul 9, 2026Updated last week
- UVM candy lover testbench which uses YASA as simulation script☆17Apr 17, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆120Nov 27, 2017Updated 8 years ago
- Rewrite the raft algorithm☆11Dec 20, 2020Updated 5 years ago
- 饺子翻译-轻量高效便捷的划词翻译软件，专业文献翻译：划词翻译、截图翻译、OCR图片转文字，样样都很强【原创作品】☆15Apr 16, 2024Updated 2 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 3 years ago
- A microcode-feedback-enhaced post-silicon x86 CPU fuzzer☆15May 15, 2026Updated 2 months ago
- Implement distributed consensus protocol Raft and it's expanded version BW-Raft（Supporting Byzantine Fault Tolerance）☆11Apr 30, 2021Updated 5 years ago