A verilog FPGA Interface for AXI4_Lite from Slave side
☆11Jun 14, 2020Updated 5 years ago
Alternatives and similar repositories for AXI4_LiteIP
Users that are interested in AXI4_LiteIP are comparing it to the libraries listed below
Sorting:
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- FIR band-pass filter using Verilog HDL.☆12Sep 6, 2020Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Verilog+VHDL Hierarchy Management tool ( IDE ) wraps around Vim, runs in Linux terminal window.☆12Jan 15, 2017Updated 9 years ago
- Official implementation of ECCV 2024 paper: "Event-based Mosaicing Bundle Adjustment"☆12Mar 12, 2025Updated 11 months ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆16May 28, 2021Updated 4 years ago
- A simple demo for licode，webrtc version m72，licode version 7.8☆10Aug 22, 2019Updated 6 years ago
- All Digital Phase-Locked Loop☆12May 22, 2023Updated 2 years ago
- Augmenting engineering workflows with Probabilistic Machine Learning☆10Feb 9, 2026Updated 3 weeks ago
- ☆12Nov 11, 2015Updated 10 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog☆11Dec 26, 2020Updated 5 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Original DVS128 Gesture Dataset in PyTorch☆13Jun 6, 2023Updated 2 years ago
- script for building FFmpegAVS2☆10Jul 6, 2019Updated 6 years ago
- ☆14Feb 24, 2025Updated last year
- Thesis: Custom Filter Designs on the Red Pitaya☆12Jan 8, 2018Updated 8 years ago
- Tensor Belief Propagation - algorithm for approximate inference in discrete graphical models☆12Feb 17, 2020Updated 6 years ago
- ☆13Jul 10, 2024Updated last year
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- Sum-Product Networks (SPNs) for Robust Automatic Speaker Identification.☆11Aug 30, 2020Updated 5 years ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆13Nov 28, 2019Updated 6 years ago
- Proof-of-concept GenTL producer driver☆11Apr 4, 2017Updated 8 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆29Nov 8, 2025Updated 3 months ago
- A DTLS server/client example, support asynchronous and multi-client☆11Aug 23, 2022Updated 3 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- ☆12Apr 9, 2018Updated 7 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 11 years ago
- Benchmarking tool for Ollama >=0.1.33 using the Ollama Python Library☆13May 7, 2024Updated last year
- ☆19Jun 1, 2025Updated 9 months ago
- cms is an industrial-strength live streaming server,support rtmp,http-flv,hls.in the future,it will support more protocol.☆12Feb 23, 2023Updated 3 years ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆22Aug 31, 2025Updated 6 months ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Graphviz dot to Verilog Finite State Machine (FSM) generator written in Python☆15Feb 3, 2021Updated 5 years ago
- Light C++11 graph library☆13Sep 16, 2021Updated 4 years ago
- A DAG processor and compiler for a tree-based spatial datapath.☆15Aug 24, 2022Updated 3 years ago
- Lossless compression using Probabilistic Circuits☆16Mar 10, 2022Updated 3 years ago
- ☆12Jan 19, 2022Updated 4 years ago