keyonhome / AXI4_LiteIP
A verilog FPGA Interface for AXI4_Lite from Slave side
☆11Updated 4 years ago
Alternatives and similar repositories for AXI4_LiteIP:
Users that are interested in AXI4_LiteIP are comparing it to the libraries listed below
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆61Updated 8 months ago
- Project of an integrated UART: RTL, Verification, Physical Implementation (Innovus) and GDSII.☆10Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- AXI总线连接器☆97Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆31Updated 2 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆58Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆51Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆54Updated last year
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 2 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- AXI DMA 32 / 64 bits☆111Updated 10 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 7 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Verification IP for APB protocol☆62Updated 4 years ago
- ☆43Updated 3 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆84Updated 5 years ago
- ☆50Updated 2 years ago
- round robin arbiter☆72Updated 10 years ago
- UART design in SV and verification using UVM and SV☆43Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago