Alternatives and similar repositories for licenseMonitor:

Users that are interested in licenseMonitor are comparing it to the libraries listed below

• liyanqing1987 / lsfMonitor
  A toop for LSF data-collection, data-analysis and information display.
  ☆47Updated last week
• bytedance / emuMonitor
  emuMonitor is a tool for "palladium" and "zebu" usage information data-collection, data-analysis and data-display.
  ☆10Updated 5 months ago
• bytedance / batchRun
  batchRun is an ansible-similar IT automation system, which is more suitable for IC industry.
  ☆21Updated 3 weeks ago
• liyanqing1987 / openlavaMonitor
  A toop for openlava data-collection, data-analysis and information display.
  ☆19Updated 9 months ago
• bytedance / ic_flow_platform
  IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …
  ☆174Updated 4 months ago
• BinaryHackerLab / SynopsysMonoSlayer
  Synopsys License patcher
  ☆34Updated 7 months ago
• xbwpc / EDA_FeatureColle
  A collection of license features from a varity of EDA vendors
  ☆51Updated last year
• bytedance / volclava
  A free and open-source workload scheduler which supports diverse high-performance computing and analytical applications.
  ☆25Updated last month
• baiyongan / lsf-handbook
  IBM LSF manual translation and practical experience
  ☆28Updated last year
• limerainne / Dockerize-EDA
  [WIP] Dockerize Synopsys/Cadence EDA tools
  ☆85Updated 6 years ago
• liyanqing1987 / libView
  libView is a GUI tool for library file cell information view and comparison.
  ☆24Updated last year
• Xilinx / FPGA_as_a_Service
  ☆154Updated 2 months ago
• mballance / clusterv-soc
  Quad cluster of RISC-V cores with peripherals and local memory
  ☆24Updated 3 years ago
• sgherbst / pysvinst
  Python library for parsing module definitions and instantiations from SystemVerilog files
  ☆22Updated 3 years ago
• mtdsousa / antlr4-verilog-python
  Generated files from ANTLR4 for Verilog parsing in Python
  ☆12Updated 2 years ago
• hdl / conda-eda
  Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.
  ☆101Updated 2 months ago
• gvekony / sv-1800-2012
  IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…
  ☆32Updated 5 months ago
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆81Updated 8 months ago
• milestone12 / JSON.sv
  SystemVerilog package for reading, manipulating, and writing JSON-formatted data
  ☆10Updated 3 years ago
• mabrains / caravel_user_project_ldo
  Completed LDO Design for Skywaters 130nm
  ☆14Updated 2 years ago
• SystemRDL / PeakRDL-ipxact
  Import and export IP-XACT XML register models
  ☆34Updated 6 months ago
• dpaletti / dovado
  CLI tool for RTL design space exploration on top of Vivado
  ☆14Updated last year
• Nic30 / hdlConvertorAst
  Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator
  ☆34Updated 5 months ago
• efabless / volare
  Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs
  ☆64Updated this week
• ucb-art / bag
  BAG framework
  ☆28Updated 4 months ago
• jenkinsci / vmanager-plugin
  A plugin to allow Jenkins Steps with Cadence vManager API
  ☆9Updated 3 weeks ago
• SymbiFlow / sphinxcontrib-hdl-diagrams
  Sphinx Extension which generates various types of diagrams from Verilog code.
  ☆59Updated last year
• efabless / ipm
  Open-source IPs Package Manager (IPM)
  ☆14Updated 2 months ago
• ucb-art / BAG2_cds_ff_mpt
  BAG2 workspace for fake PDK (cds_ff_mpt)
  ☆55Updated 4 years ago
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆27Updated last year